

The development of HV-CMOS pixel sensors for silicon tracker in 55 nm process

Yang ZHOU (IHEP)

On behalf of the CEPC ITK HV-CMOS pixel collaboration

- ➢ **R&D Objectives: CEPC ITK & LHCb UT upgrade**
- ➢ **Status of HV-CMOS pixel sensors**
- ➢ **Design & test results of COFFEE2**
- ➢ **Summary and Outlook**

The International Workshop on CEPC, Hangzhou, Oct 23-27, 2024

Collaboration group

> 30 people from 8 institutes:

- ➢ **IHEP**:Weiguo LU, Mei ZHAO, Zhiyu Xiang, Kunyu Xie, Leyi Li, Xiaoyu ZHU,Xiaoxu ZHANG, Ruoshi DONG, Congcong Wang, Yang ZHOU, Zijun Xu, Yiming Li, Jianchun Wang;
- ➢ **KIT**: Hui ZHANG, Ruoshi DONG, Ivan PERIC,
- ➢ **Zhejiang University:** Jianpeng DENG, Pengxu LI, Hongbo ZHU;
- ▶ **Northwestern Polytechnical University: Zexuan ZHAO, XiaoMin WEI;**
- ▶ **Dalian Minzu University:** Yang CHEN, Yujie WANG, Xuekang LI, Xinyang GUO, Zhan SHI,
- ➢ **Shandong University:** Leyi LI, Meng WANG,
- ➢ **NanJing University:** Xiaoxu ZHANG, Lei ZHANG
- ➢ **Hunan University:** Zhuojun CHEN

R&D Objectives: CEPC inner silicon tracker (ITK)

To achieve precise position measurements for accurate particle trajectory determination:

Required ITK performances:

- Spatial resolution:

Barrel: σ_0 < 10 μm, σ _z < 50 μm; Endcap: σ_{Φ} < 10 μm, σ_{z} < 100 μm;

- Low material budget: <1% X_0 per layer
- Luminosity: $\sim 115 \times 10^{34}$ cm⁻²s⁻¹ (Z-pole) Maximum hit rate $\approx 10^6$ Hz/cm²

A few ns timing resolution to tag 23ns bunches;

- Cost effectiveness:
	- \sim 15 m² area;

Sensor Design specifications:

**Please see Yiming Li's report "CEPC Inner Silicon Tracker towards Ref-TDR"*

R&D Objectives: LHCb Upstream Tracker (UT) upgrade

The estimated hit density at the UT location after the LHCb upgrade

- Detector upgrade at ~ 2032 (Long Shutdown4) to meet the requirement of 7fold increase in luminosity;
- \triangleright Maximum hit density : ~6 hits/cm²/BX (25 ns);
- Time resolution of a few ns, low pile-up, and high radiation tolerance $(3 \times 10^{15}$ $n_{\rm eq}/\rm cm^2$, 240 Mrad TID), with low power consumption (100-300 mW/cm²)

Silicon Tracking Detectors developed for HEP

M. Garcia-Sciveres @ HSTD13, Dec 2023

Hybrid vs Monolithic

- \triangleright The sensor and the readout ASIC optimized separately;
- \triangleright Connected via Flip-chip bonding;

Hybrid detectors Monolithic pixel sensors (MAPS)

- \triangleright The sensor and ASIC integrated on the same wafer,
- \triangleright Easier to achieve low power consumption and low material budget;

Monolithic pixel sensor: small vs large charge sensing diode

• Smaller input C -- \gg low power, low noise;

• Higher biasing voltage: fast charge collection, high radiation tolerance (NIEL);

It is also called the "HV-CMOS pixel sensor"

Status of HV-CMOS Pixel Tracking Detectors

200

300

Horizontal [µm]

400

500

- \triangleright ~ns time resolution;
- \triangleright NIEL >10¹⁵ n_{eq}/cm²;
- Validated in 180 nm/ 150 nm process;

100

Why 180 nm \rightarrow 55nm?

The primary reason is **safety concern:**

- TSI stopped services for the HV-CMOS 180nm process at the end of 2023, directly impacting the production of the Mu3e and LHCb MT upgrade chips. Installation delayed, sensor design and validation has to move to AMS technology;
- The process should provide stable support for mass production in next 10 years.

The second reason is **the drive of technological development: Better readout ASIC performances:**

- ✓ **lower Power/function;**
- ✓ **Higher speed;**
- ✓ **Higher TID;**
- ✓ **Smaller dead area;……**

Main development steps to do from 180 nm \sim 55nm

1. Process exploration and modifications: for sensor optimizations

Example of the process development in the history: 2well -> 4 wells in-pixel, substrate resistance ~ Ω °cm -» several k Ω °cm

- Well structures, injection concentration, depth;
- Sensor pitch size, gaps, p-stops;
- Resistance of the substrate;
- Guard ring structures;

2. Pixel array readout scheme and necessary functional modules design:

• In-pixel electronics;

……

- Organization for matrix readout;
- Periphery digital logics and functional IPs;
- Slow control & Fast control....
- Data/Power/CLK interfaces......

3. Full-size full-function sensor performances optimization

- Time resolution;
- Power dissipation;
- Detection efficiency & fake hit rate;
- Radiation Influences (NIEL, TID, …);
- Yield:
- Material; ……

……

Prototypes in 55nm HV-CMOS Process

COFFEE2: design overview

Three independent regions in COFFEE2:

- **1. Passive diode arrays**:
	- Various sensing structures: DNW size, distances, with/without P-stop ;
- **2. An active pixel matrix including 3 variations of pixel design**:
	- To quantitatively evaluate the "cross-talk" issue of HV-CMOS pixel sensor technology in the new process and guide the overall design of the future detector chip

3. An active pixel matrix with a new readout architecture:

- Very small pixel size $25 \times 25 \mu m^2$ (for a HV-CMOS pixel sensor);
- New matrix readout architecture;
- Digital peripheral data processing included;

Published paper: NIMA Volume 1069 P169905 (2024) https://doi.org/10.1016/j.nima.2024.169905

1st region: passive diode arrays

Photo of passive diode array in COFFEE2:

- pixel size $40 \mu m \times 80 \mu m$;
- 6 sub-arrays of different design structure;

Table: details of 6 sub-arrays: various of DNW size, distance, with/without P stop

Figure: 3D and 2D cross-sectional views of the HV-CMOS structure.

Resistivity: $10/100/500/1000/2000 \Omega$ cm Gauss profile: $5*10^{17} \sim 1*10^{17}$ cm⁻³ Concentration: $1*10^{19}$ cm⁻³ Depth: $2 \mu m$

* Process profiles are from experience not the foundry

TCAD simulations are conducted.

- *About simulation, please see Jianpeng Deng's poster (ID:55) "TCAD Simulations of HV CMOS";*
- *About test, please see Zhiyu Xiang's poster (ID: 21)"Test of CMOS chip using 55nm process";*

1st region: TCAD simulation Vs test results

TCAD simulation results are confirmed through testing.

- \triangleright Current substrate resistivity (10 Ω⋅cm) limits the break down voltage of the sensor at ~70 V. (Could be significantly increased for a substrate with higher resistivity)
- \triangleright The diode equivalent capacitance reaching \sim 40 fF/pixel at ~70V. (Decreases as the bias voltage increases)

1st region: leakage current after radiation

 \blacklozenge Leakage current increased from 0.01 nA / pixel to ~1 nA / pixel (Biasing at 50V) after 10^{14} n_{eq}/cm² radiation.

1st region: test results of signal response

1st region: Allpix² simulations for pixel response to MIP

Simulation configuration details:

- \triangleright 3 \times 3 pixel array;
- $\geq 10 \Omega$ ·cm substrate resistivity;
- \triangleright Electric filed model from TCAD:
- ≥ 4 GeV proton beam (MIPs) used for simulation;

 $\overline{4}$

cluster size

Cluster size (coffeePixel)

Seed pixel charge (coffeePixel)

Figure: Distribution of the seed pixel signal.

seed charge Ike

Simulation results :

- \triangleright Cluster size ~1 for the center incidence, ~2.3 for the diagonal incidence;
- \triangleright MPV of the landau distribution for seed pixel ranges from 0.8 -1.1 ke ;
- \triangleright The P-stop structure effectively reduces charge sharing;

2nd region: an active pixel matrix

Layout of the $2nd$ region Floor plan of the $2nd$ region

3 variations of in-pixel electronics

 \triangleright A 32 \times 20 active pixel matrix, peripheral modules including bandgap, analogue buffer, DACs and row/column selection;

- \triangleright Three sub-arrays with different in-pixel electronics are included;
	- Only CSA inside;
	- CSA + NMOS Comparator;

3. CSA + CMOS Comparator;

To evaluate the "cross-talk" issue in this new process and guide the overall design of the next detector chip.

2nd region: in-pixel design

A.in-pixel electronics

Schematic of the in-pixel electronics

Simulation performances:

- \triangleright **CSA**(for in-put capacitance ~100fF):
- \sim 140 e- Equivalent Noise Charge; \sim 57µV/e Charge to Voltage factor; 4.6μA power dissipation;
- ➢ CMOS comparator:

Time-walk \sim 2ns; time over threshold \sim 5μs; 15μA power dissipation;

➢ NMOS comparator:

Time-walk ~9ns; time over threshold ~5μs; 8.5μA power dissipation;

**About design details, please see Leyi Li's poster (ID: 53) "Design of coffee2: a pixel sensor prototype in 55nm high-Voltage CMOS process ";*

2nd region: test system

Caribou system architecture

Test system block diagram: COFFEE2 chip carrier board – CaR board - ZC706 - PC Picture of the test system Pixel analogue & digital output

The adjustment of the test system and interpretation of the preliminary test results is in progress.

3rd region: design

Floor plan of the 3rd region

Prototype Layout

Pixel layout: $25 \times 25 \mu m^2$

@ designed by KIT group

- 1. A 26×26 pixel matrix with very compact pixel size was realized: $25 \times 25 \mu m^2$
	- In-pixel CSA + NMOS comparator;*(no cross-talk issues)*
- 2. A new matrix readout scheme was used:
	- Address encoded in pixel matrix; significantly decrease number of lines required for routing (*compared with ALTASpix solutions, where each pixel has an independent readout)*
- 3. A Digital periphery also included:
	- Bin size for time stamp : 5ns
	- Data information 3. error_bit addr[3:0] hit_id[7:0] lead_ts[11:0] trail_ts[11:0]

3rd region: preliminary test results

** Reported by Hui Zhang "High voltage monolithic pixel sensor in 55nm technology", 30/9 - 4/10 , TWEPP 2024*

Summary & Outlook

- ➢ We are developing the HV-CMOS pixel detector technology roadmap in the 55nm process (COFFEE), with CEPC ITK and LHCb UT upgrades as application targets.
- \triangleright COFFEE2 is the first prototype based on HV-CMOS 55nm process, the sensing diode break down voltage > 70V;
- ➢ Testing and evaluation progressing well, and the preliminary test results are promising.
- ➢ Some process adjustments can improve detector performances, such as using a higher substrate resistivity. Optimization of the sensor, in close cooperation with the foundries, is also ongoing.
- ➢ The next prototype, COFFEE3, is currently in design, primarily aimed at validating the pixel array readout architecture and the necessary peripheral functional modules required for a fully functional chip. The tape-out is planned for spring 2025.

