

# The development of HV-CMOS pixel sensors for silicon tracker in 55 nm process

### Yang ZHOU (IHEP)

### On behalf of the CEPC ITK HV-CMOS pixel collaboration

- **R&D Objectives: CEPC ITK & LHCb UT upgrade**
- Status of HV-CMOS pixel sensors
- Design & test results of COFFEE2
- Summary and Outlook

The International Workshop on CEPC, Hangzhou, Oct 23-27, 2024

# Collaboration group



### > <u>30 people from 8 institutes:</u>

- IHEP: Weiguo LU, Mei ZHAO, Zhiyu Xiang, Kunyu Xie, Leyi Li, Xiaoyu ZHU, Xiaoxu ZHANG, Ruoshi DONG, Congcong Wang, Yang ZHOU, Zijun Xu, Yiming Li, Jianchun Wang;
- **KIT:** Hui ZHANG, Ruoshi DONG, Ivan PERIC,
- > Zhejiang University: Jianpeng DENG, Pengxu LI, Hongbo ZHU;
- > Northwestern Polytechnical University: Zexuan ZHAO, XiaoMin WEI;
- ➢ Dalian Minzu University: Yang CHEN, Yujie WANG, Xuekang LI, Xinyang GUO, Zhan SHI,
- Shandong University: Leyi LI, Meng WANG,
- NanJing University: Xiaoxu ZHANG, Lei ZHANG
- Hunan University: Zhuojun CHEN

### R&D Objectives: CEPC inner silicon tracker (ITK)

To achieve precise position measurements for accurate particle trajectory determination:



### Required ITK performances:

- Spatial resolution:

Barrel:  $\sigma_{\Phi} < 10 \ \mu\text{m}$ ,  $\sigma_z < 50 \ \mu\text{m}$ ; Endcap:  $\sigma_{\Phi} < 10 \ \mu\text{m}$ ,  $\sigma_z < 100 \ \mu\text{m}$ ;

- Low material budget: <1% X<sub>0</sub> per layer
- Luminosity:  $\sim 115 \times 10^{34} \text{ cm}^{-2} \text{s}^{-1}$  (Z-pole)
  - Maximum hit rate  $\sim 10^6$  Hz/cm<sup>2</sup>

A few ns timing resolution to tag 23ns bunches;

- Cost effectiveness:
  - ~ 15 m<sup>2</sup> area;

### Sensor Design specifications:

	Monolithic HVCMOS pixels			
Pixel Size (Strip Pitch Size)	34 μm × 150 μm			
Sensor size	2 cm × 2 cm (active area: 1.92 cm x 1.74 cm)			
Array size (Strip number)	512 rows $ imes$ 128 columns			
Spatial resolution	σ <sub>φ</sub> ~8 μm (bending), σ <sub>z</sub> ~40 μm			
Timing resolution	~3-5 ns			
Data size per hit (1 readout)	42 bits (14b BXID, 7b+9b address, 6b TOT, 5b fine TDC, 1 polarity)			
Data rate per sensor	Maximum ~0.1 Gbps* (pair production)			
	1 2 1/ / 15 0 1/			
LV / HV	1.2 V / 150 V			

\*Please see Yiming Li's report "CEPC Inner Silicon Tracker towards Ref-TDR"

# R&D Objectives: LHCb Upstream Tracker (UT) upgrade





The estimated hit density at the UT location after the LHCb upgrade



- Detector upgrade at ~2032 (Long Shutdown4) to meet the requirement of 7fold increase in luminosity;
- Maximum hit density : ~6 hits/cm<sup>2</sup>/BX (25 ns);
- Time resolution of a few ns, low pile-up, and high radiation tolerance  $(3 \times 10^{15} n_{eq}/cm^2, 240 \text{ Mrad TID})$ , with low power consumption  $(100-300 \text{ mW/cm}^2)$

### Silicon Tracking Detectors developed for HEP



M. Garcia-Sciveres @ HSTD13, Dec 2023

Yang ZHOU - CEPC workshop - Hangzhou 23-27/10/2024

# Hybrid vs Monolithic



Hybrid detectors

- > The sensor and the readout ASIC optimized separately;
- Connected via Flip-chip bonding;

### Monolithic pixel sensors (MAPS)

- > The sensor and ASIC integrated on the same wafer,
- Easier to achieve low power consumption and low material budget;

# Monolithic pixel sensor: small vs large charge sensing diode



Small sensing diode

• Smaller input C--» low power, low noise;



• Higher biasing voltage: fast charge collection, high radiation tolerance (NIEL);

It is also called the "HV-CMOS pixel sensor"

# Status of HV-CMOS Pixel Tracking Detectors



	Chip	Pixel size [µm²]	Array size	Noise [e-]	Power density [mW/cm <sup>2</sup> ]	Fluence [n <sub>eq</sub> /cm <sup>2</sup> ]	
	AMS/TSI 180 n	m					
	ATLASPix1	60 × 50	56 × 320	~200	170	1 × 10 <sup>15</sup>	
	ATLASPix3	50 × 150	372 × 132	~60	~150	1.5 × 10 <sup>15</sup>	The HV-CMOS pixel
	MuPix10	80 × 80	256 × 250	75	190		sensor has been selected
	MightyPix1	55 × 165	29 × 320				for Mu3e experiment
)	LFoundry 150 nm					(The only HV-CMOS	
	LF-Monopix1	50 × 250	129 × 36	~200	~288	<b>10</b> <sup>15</sup>	detector used in current
100	LF-Monopix2	50 × 150	340 × 56	~100	~400		experiment).
96	RD50-MPW1	50 × 50	40 × 78			2 × 10 <sup>15</sup>	-
92 Juck [%]	RD50-MPW2	60 × 60	8 × 8	~50		2 × 10 <sup>15</sup>	
t Efficiel	RD50-MPW3	62 × 62	64 × 64	~900			
王 84	RD50-MPW4	62 × 62	64 × 64	480	~600	3 × 10 <sup>16</sup>	
80	CACTUS	$1000 \times 1000$	7 × 6	~2k			

- > ~ns time resolution;
- > NIEL >10<sup>15</sup>  $n_{eq}/cm^2$ ;
- Validated in 180 nm/ 150 nm process;

# Why 180nm $\rightarrow$ 55nm?

### The primary reason is **safety concern:**

- TSI stopped services for the HV-CMOS 180nm process at the end of 2023, directly impacting the production of the Mu3e and LHCb MT upgrade chips. Installation delayed, sensor design and validation has to move to AMS technology;
- The process should provide stable support for mass production in next 10 years.



The second reason is **the drive of technological development:** Better readout ASIC performances:

- ✓ lower Power/function;
- ✓ Higher speed;
- ✓ Higher TID;
- ✓ Smaller dead area;.....

# Main development steps to do from 180nm - > 55nm

### 1. Process exploration and modifications: for sensor optimizations



Example of the process development in the history: 2well -> 4 wells in-pixel, substrate resistance  $\sim \Omega \cdot cm$  -> several k  $\Omega \cdot cm$ 

- Well structures, injection concentration, depth;
- Sensor pitch size, gaps, p-stops;
- Resistance of the substrate;
- Guard ring structures;

2. Pixel array readout scheme and necessary functional modules design:



• In-pixel electronics;

. . . . . .

- Organization for matrix readout;
- Periphery digital logics and functional IPs;
- Slow control & Fast control....
- Data/Power/CLK interfaces.....

# 3. Full-size full-function sensor performances optimization



- Time resolution;
- Power dissipation;
- Detection efficiency & fake hit rate;
- Radiation Influences (NIEL, TID, ...);
- Yield;
- Material;

. . . . . .

Yang ZHOU – CEPC workshop – Hangzhou 23-27/10/2024

. . . . . .

### Prototypes in 55nm HV-CMOS Process



# COFFEE2: design overview

### Three independent regions in COFFEE2:

#### 1. Passive diode arrays:

- Various sensing structures: DNW size, distances, with/without P-stop;
- 2. An active pixel matrix including 3 variations of pixel design:
  - To quantitatively evaluate the "cross-talk" issue of HV-CMOS pixel sensor technology in the new process and guide the overall design of the future detector chip

#### 3. An active pixel matrix with a new readout architecture:

- Very small pixel size  $25 \times 25 \mu m^2$  (for a HV-CMOS pixel sensor);
- New matrix readout architecture;
- Digital peripheral data processing included;





Published paper: NIMA Volume 1069 P169905 (2024) https://doi.org/10.1016/j.nima.2024.169905

# 1<sup>st</sup> region: passive diode arrays



Photo of passive diode array in COFFEE2:

- pixel size  $40 \mu m \times 80 \mu m$ ;
- 6 sub-arrays of different design structure;

#### Table: details of 6 sub-arrays: various of DNW size, distance, with/without P stop

Diodes flavor	Specifications		
Pix_D10core	Single DNW size: $30\mu m \times 70\mu m$ ,	With P stop	
Pix_D10core_wps	distance between two diodes 10µm	Without P stop	
Pix_D15core	Single DNW size: $25\mu m \times 65\mu m$ ,	With P stop	
Pix_D15core_wps	distance between two diodes 15µm	Without P stop	
Pix_D20core	Single DNW size: $20\mu m \times 60\mu m$ ,	With P stop	
Pix_D20core_wps	distance between two diodes 20µm	Without P stop	



Figure: 3D and 2D cross-sectional views of the HV-CMOS structure.

Resistivity: 10/100/500/1000/2000 Ωcm Gauss profile:  $5*10^{17} \sim 1*10^{17} \text{ cm}^{-3}$ Concentration: 1\*10<sup>19</sup> cm<sup>-3</sup> Depth: 2 µm

\* Process profiles are from experience not the foundry

TCAD simulations are conducted.

- About simulation, please see Jianpeng Deng's poster (ID:55) "TCAD Simulations of HV CMOS";
- About test, please see Zhiyu Xiang's poster (ID: 21) "Test of CMOS chip using 55nm process";

# 1<sup>st</sup> region: TCAD simulation Vs test results



TCAD simulation results are confirmed through testing.

- Current substrate resistivity (10 Ω·cm) limits the break down voltage of the sensor at ~70 V. (Could be significantly increased for a substrate with higher resistivity)
- The diode equivalent capacitance reaching ~40 fF/pixel at ~70V. (Decreases as the bias voltage increases)

### 1<sup>st</sup> region: leakage current after radiation



• Leakage current increased from 0.01 nA / pixel to ~1 nA / pixel (Biasing at 50V) after  $10^{14} n_{eq}/cm^2$  radiation.

Yang ZHOU – CEPC workshop – Hangzhou 23-27/10/2024

### 1<sup>st</sup> region: test results of signal response



### 1<sup>st</sup> region: Allpix<sup>2</sup> simulations for pixel response to MIP

......

2000



Figure: Hitmap at 4 different incident positions.

### Simulation configuration details:

- > 3  $\times$  3 pixel array;
- $\succ$  10  $\Omega$ ·cm substrate resistivity;
- $\blacktriangleright$  Electric filed model from TCAD:
- ➤ 4 GeV proton beam (MIPs) used for simulation;



..........

4

cluster size

Cluster size (coffeePixel)

...........

Seed pixel charge (coffeePixel)

seed charge [ke] Figure: Distribution of the seed pixel signal.

#### Simulation results :

- $\triangleright$  Cluster size ~1 for the center incidence, ~2.3 for the diagonal incidence;
- $\blacktriangleright$  MPV of the landau distribution for seed pixel ranges from 0.8 - 1.1 ke<sup>-</sup>;
- $\blacktriangleright$  The P-stop structure effectively reduces charge sharing;

# 2<sup>nd</sup> region: an active pixel matrix



Layout of the 2<sup>nd</sup> region



Floor plan of the 2<sup>nd</sup> region





A 32×20 active pixel matrix, peripheral modules including bandgap, analogue buffer, DACs and row/column selection;

- > Three sub-arrays with different in-pixel electronics are included;
  - 1. Only CSA inside;
  - 2. CSA + NMOS Comparator;
  - 3. CSA + CMOS Comparator;

To evaluate the "cross-talk" issue in this new process and guide the overall design of the next detector chip.

# 2<sup>nd</sup> region: in-pixel design

A.in-pixel electronics





D. CMOS discriminator and output stage



Schematic of the in-pixel electronics

### Simulation performances:

 $\succ$  CSA(for in-put capacitance ~100fF):

~ 140 e- Equivalent Noise Charge; ~57μV/e<sup>-</sup> Charge to Voltage factor; 4.6μA power dissipation;

> CMOS comparator:

Time-walk ~2ns; time over threshold ~5µs; 15µA power dissipation;

> NMOS comparator:

Time-walk ~9ns; time over threshold ~5µs; 8.5µA power dissipation;

\*About design details, please see Leyi Li's poster (ID: 53) "Design of coffee2: a pixel sensor prototype in 55nm high-Voltage CMOS process ";

2<sup>nd</sup> region: test system

### **Caribou system architecture**



Test system block diagram: COFFEE2 chip carrier board – CaR board - ZC706 - PC Picture of the test system Pixel analogue & digital output

The adjustment of the test system and interpretation of the preliminary test results is in progress.

Yang ZHOU – CEPC workshop – Hangzhou 23-27/10/2024



# 3<sup>rd</sup> region: design



Floor plan of the 3<sup>rd</sup> region

Prototype Layout

Pixel layout: $25 \times 25 \mu m^2$ 

@ designed by KIT group

1. A 26 × 26 pixel matrix with very compact pixel size was realized:  $25 \times 25 \mu m^2$ 

- In-pixel CSA + NMOS comparator; (no cross-talk issues)
- 2. A new matrix readout scheme was used:
  - Address encoded in pixel matrix; significantly decrease number of lines required for routing (*compared with ALTASpix solutions, where each pixel has an independent readout*)
- 3. A Digital periphery also included:
  - Bin size for time stamp : 5ns
  - Data information 37 error\_bit addr[3:0] hit\_id[7:0] lead\_ts[11:0] trail\_ts[11:0]

Yang ZHOU – CEPC workshop – Hangzhou 23-27/10/2024

# 3<sup>rd</sup> region: preliminary test results



\* Reported by Hui Zhang "High voltage monolithic pixel sensor in 55nm technology", 30/9 - 4/10, TWEPP 2024

# Summary & Outlook

- We are developing the HV-CMOS pixel detector technology roadmap in the 55nm process (COFFEE), with CEPC ITK and LHCb UT upgrades as application targets.
- $\triangleright$  COFFEE2 is the first prototype based on HV-CMOS 55nm process, the sensing diode break down voltage > 70V;
- > Testing and evaluation progressing well, and the preliminary test results are promising.
- Some process adjustments can improve detector performances, such as using a higher substrate resistivity. Optimization of the sensor, in close cooperation with the foundries, is also ongoing.
- The next prototype, COFFEE3, is currently in design, primarily aimed at validating the pixel array readout architecture and the necessary peripheral functional modules required for a fully functional chip. The tape-out is planned for spring 2025.

