



The development of HV-CMOS pixel sensors for silicon tracker in 55 nm process

Yang ZHOU (IHEP)

On behalf of the CEPC ITK HV-CMOS pixel collaboration

- **R&D Objectives: CEPC ITK & LHCb UT upgrade**
- **Status of HV-CMOS pixel sensors**
- **Design & test results of COFFEE2**
- **Summary and Outlook**

Collaboration group




> 30 people from 8 institutes:

- **IHEP:** Weiguo LU, Mei ZHAO, Zhiyu Xiang, Kunyu Xie, Leyi Li, Xiaoyu ZHU, Xiaoxu ZHANG, Ruoshi DONG, Congcong Wang, Yang ZHOU, Zijun Xu, Yiming Li, Jianchun Wang;
- **KIT:** Hui ZHANG, Ruoshi DONG, Ivan PERIC,
- **Zhejiang University:** Jianpeng DENG, Pengxu LI, Hongbo ZHU;
- **Northwestern Polytechnical University:** Zexuan ZHAO, XiaoMin WEI;
- **Dalian Minzu University:** Yang CHEN, Yujie WANG, Xuekang LI, Xinyang GUO, Zhan SHI,
- **Shandong University:** Leyi LI, Meng WANG,
- **NanJing University:** Xiaoxu ZHANG, Lei ZHANG
- **Hunan University:** Zhuojun CHEN

R&D Objectives: CEPC inner silicon tracker (ITK)

To achieve precise position measurements for accurate particle trajectory determination:



Required ITK performances:

- **Spatial resolution:**
Barrel: $\sigma_\phi < 10 \mu\text{m}$, $\sigma_z < 50 \mu\text{m}$;
Endcap: $\sigma_\phi < 10 \mu\text{m}$, $\sigma_z < 100 \mu\text{m}$;
- **Low material budget:** $< 1\% X_0$ per layer
- **Luminosity:** $\sim 115 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$ (Z-pole)
Maximum hit rate $\sim 10^6 \text{ Hz/cm}^2$
A few ns timing resolution to tag 23ns bunches;
- **Cost effectiveness:**
 $\sim 15 \text{ m}^2$ area;






Sensor Design specifications:

	Monolithic HVCMOS pixels
Pixel Size (Strip Pitch Size)	$34 \mu\text{m} \times 150 \mu\text{m}$
Sensor size	$2 \text{ cm} \times 2 \text{ cm}$ (active area: $1.92 \text{ cm} \times 1.74 \text{ cm}$)
Array size (Strip number)	512 rows \times 128 columns
Spatial resolution	$\sigma_\phi \sim 8 \mu\text{m}$ (bending), $\sigma_z \sim 40 \mu\text{m}$
Timing resolution	$\sim 3\text{-}5 \text{ ns}$
Data size per hit (1 readout)	42 bits (14b BXID, 7b+9b address, 6b TOT, 5b fine TDC, 1 polarity)
Data rate per sensor	Maximum $\sim 0.1 \text{ Gbps}^*$ (pair production)
LV / HV	1.2 V / 150 V

**Please see Yiming Li's report "CEPC Inner Silicon Tracker towards Ref-TDR"*


R&D Objectives: LHCb Upstream Tracker (UT) upgrade



The estimated hit density at the UT location after the LHCb upgrade

- Detector upgrade at ~2032 (Long Shutdown4) to meet the requirement of **7-fold increase in luminosity**;
- Maximum hit density : ~6 hits/cm²/BX (25 ns);
- Time resolution of a few ns, low pile-up, and high radiation tolerance (3×10^{15} n_{eq}/cm², 240 Mrad TID), with low power consumption (100-300 mW/cm²)

Silicon Tracking Detectors developed for HEP



Strip Detectors

- 1980 NA1
- 1981 NA11
- 1982 NA14
- 1990 MarkII
- 1990 DELPHI
- 1991 ALEPH
- 1991 OPAL
- 1992 CDF SVX
- 1993 L3
- 1996 CDF SVX'
- 1998 CLEO III
- 1999 BaBar
- 2001 CDF SVXII+ISL
- 2009 ATLAS SCT
- 2009 CMS tracker
- 2025 ATLAS ITK
- 2025 CMS upgrade

Hybrid Pixels

- 1999 Delphi
- 2009 ATLAS
- 2009 CMS
- 2015 ATLAS IBL
- 2017 CMS
- 2019 velopix
- 2025 ATLAS
- 2025 CMS

CMOS Pixels

- 2014 STAR
- 2019 ALICE

CCDs


- 1993 VXD

First CCD digital cameras

Start of HEP IC design


Year of first data taking

CMOS sensors used in webcams



M. Garcia-Sciveres @ HSTD13, Dec 2023

Hybrid vs Monolithic




Readout
ASIC chip

The sensor

Hybrid detectors


- The sensor and the readout ASIC optimized separately;
- Connected via Flip-chip bonding;




Monolithic pixel sensors (MAPS)

- The sensor and ASIC integrated on the same wafer,
- Easier to achieve low power consumption and low material budget;

Monolithic pixel sensor: small vs large charge sensing diode



Small sensing diode




Large sensing diode

- Smaller input C--» low power, low noise;
- Higher biasing voltage: fast charge collection, high radiation tolerance (NIEL);


It is also called the “HV-CMOS pixel sensor”

Status of HV-CMOS Pixel Tracking Detectors



Chip	Pixel size [μm^2]	Array size	Noise [e-]	Power density [mW/cm ²]	Fluence [n _{eq} /cm ²]
AMS/TSI 180 nm					
ATLASPix1	60 × 50	56 × 320	~200	170	1 × 10 ¹⁵
ATLASPix3	50 × 150	372 × 132	~60	~150	1.5 × 10 ¹⁵
MuPix10	80 × 80	256 × 250	75	190	
MightyPix1	55 × 165	29 × 320			
LFoundry 150 nm					
LF-Monopix1	50 × 250	129 × 36	~200	~288	10 ¹⁵
LF-Monopix2	50 × 150	340 × 56	~100	~400	
RD50-MPW1	50 × 50	40 × 78			2 × 10 ¹⁵
RD50-MPW2	60 × 60	8 × 8	~50		2 × 10 ¹⁵
RD50-MPW3	62 × 62	64 × 64	~900		
RD50-MPW4	62 × 62	64 × 64	480	~600	3 × 10 ¹⁶
CACTUS	1000 × 1000	7 × 6	~2k		

The HV-CMOS pixel sensor has been selected for **Mu3e experiment** (The only HV-CMOS detector used in current experiment).




- ~ns time resolution;
- NIEL > 10¹⁵ n_{eq}/cm²;
- Validated in 180 nm/ 150 nm process;

Why 180nm → 55nm?

The primary reason is **safety concern**:

- TSI stopped services for the HV-CMOS 180nm process at the end of 2023, directly impacting the production of the Mu3e and LHCb MT upgrade chips. Installation delayed, sensor design and validation has to move to AMS technology;
- The process should provide stable support for mass production in next 10 years.



P. Moreira @ CEPC workshop, Oct 2023


The second reason is **the drive of technological development**:

Better readout ASIC performances:

- ✓ lower Power/function;
- ✓ Higher speed;
- ✓ Higher TID;
- ✓ Smaller dead area;.....

Main development steps to do from 180nm - > 55nm


1. Process exploration and modifications: for sensor optimizations



Example of the process development in the history: 2well -> 4 wells in-pixel, substrate resistance $\sim \Omega \cdot \text{cm}$ -> several $\text{k} \Omega \cdot \text{cm}$


- Well structures, injection concentration, depth;
- Sensor pitch size, gaps, p-stops;
- Resistance of the substrate;
- Guard ring structures;
-

2. Pixel array readout scheme and necessary functional modules design :



- In-pixel electronics;
- Organization for matrix readout;
- Periphery digital logics and functional IPs;
- Slow control & Fast control....
- Data/Power/CLK interfaces.....
-

3. Full-size full-function sensor performances optimization



- Time resolution;
- Power dissipation;
- Detection efficiency & fake hit rate;
- Radiation Influences (NIEL, TID, ...);
- Yield;
- Material;
-


Prototypes in 55nm HV-CMOS Process



2023


Several MPWs to reach the full-size full-function sensor

2027



1/4 of the full size


Time line



Periphery: DACu/PC/digital process logic/PLL/Serializer/LVDS & IO


HV process

COFFEE1






Submitted 2022.10

COFFEE2



Submitted 2023.8/received 2023.12



HV-CMOS process cross-section diagram showing the guard ring and pixel structure.

- In 55nm Low-leakage process;
Verified not a suitable process for this development.

The first prototype in 55nm HV-CMOS process, which is dedicated to the validation of “the new process” & “a new pixel array readout architecture”

COFFEE2: design overview

Three independent regions in COFFEE2:

1. Passive diode arrays:


- Various sensing structures: DNW size, distances, with/without P-stop ;

2. An active pixel matrix including 3 variations of pixel design:

- To quantitatively evaluate the “cross-talk” issue of HV-CMOS pixel sensor technology in the new process and guide the overall design of the future detector chip

3. An active pixel matrix with a new readout architecture:

- Very small pixel size $25 \times 25 \mu\text{m}^2$ (for a HV-CMOS pixel sensor);
- New matrix readout architecture;
- Digital peripheral data processing included;



The COFFEE2 design includes three independent regions.

Published paper: NIMA Volume 1069 P169905 (2024)
<https://doi.org/10.1016/j.nima.2024.169905>

1st region: passive diode arrays




Photo of passive diode array in COFFEE2:

- pixel size $40\mu\text{m} \times 80\mu\text{m}$;
- 6 sub-arrays of different design structure;

Table: details of 6 sub-arrays: various of DNW size, distance, with/without P stop

Diodes flavor	Specifications	
Pix_D10core	Single DNW size: $30\mu\text{m} \times 70\mu\text{m}$,	With P stop
Pix_D10core_wps	distance between two diodes $10\mu\text{m}$	Without P stop
Pix_D15core	Single DNW size: $25\mu\text{m} \times 65\mu\text{m}$,	With P stop
Pix_D15core_wps	distance between two diodes $15\mu\text{m}$	Without P stop
Pix_D20core	Single DNW size: $20\mu\text{m} \times 60\mu\text{m}$,	With P stop
Pix_D20core_wps	distance between two diodes $20\mu\text{m}$	Without P stop




Figure: 3D and 2D cross-sectional views of the HV-CMOS structure.

- gap: $10/20/30\mu\text{m}$
- p-substrate
Resistivity: $10/100/500/1000/2000\Omega\text{cm}$
Depth: $500\mu\text{m}$
- deep n-well
Gauss profile: $5 \times 10^{17} \sim 1 \times 10^{17}\text{cm}^{-3}$
Depth: $5\mu\text{m}$
- p-stop isolation
Concentration: $1 \times 10^{19}\text{cm}^{-3}$
Depth: $2\mu\text{m}$

* Process profiles are from experience not the foundry

TCAD simulations are conducted.

- About simulation, please see Jianpeng Deng's poster (ID:55) "TCAD Simulations of HV CMOS";
- About test, please see Zhiyu Xiang's poster (ID: 21) "Test of CMOS chip using 55nm process";

1st region: TCAD simulation Vs test results





Figure: IV curves of different substrate resistivity



Figure: CV curves of different DNW gaps



TCAD simulation results are confirmed through testing.


- Current substrate resistivity (10 Ω·cm) limits the **break down voltage** of the sensor at **~70 V**. (Could be significantly increased for a substrate with higher resistivity)
- The **diode equivalent capacitance** reaching **~40 fF/pixel** at **~70V**. (Decreases as the bias voltage increases)

1st region: leakage current after radiation



- ◆ Leakage current increased from 0.01 nA / pixel to ~1 nA / pixel (Biasing at 50V) after 10^{14} n_{eq}/cm² radiation.



1st region: test results of signal response



The test setup

Passive diodes are connected to an external Charge Sensitive Amplifier:

- sensor responses to both a **laser** and **AM-241 source** have been observed.
- Further calibration tests are pending for the active pixels.



1st region: Allpix² simulations for pixel response to MIP




Figure: Hitmap at 4 different incident positions.





Figure: Distribution of the seed pixel signal.


Simulation configuration details :

- 3 × 3 pixel array ;
- 10 Ω·cm substrate resistivity ;
- Electric field model from TCAD ;
- 4 GeV proton beam (MIPs) used for simulation ;


Simulation results :

- **Cluster size** ~1 for the center incidence, ~2.3 for the diagonal incidence;
- MPV of the landau distribution for **seed pixel** ranges from **0.8 – 1.1 ke⁻**;
- **The P-stop structure effectively reduces charge sharing;**


2nd region: an active pixel matrix



Layout of the 2nd region



Floor plan of the 2nd region




3 variations of in-pixel electronics

- A 32×20 active pixel matrix, peripheral modules including bandgap, analogue buffer, DACs and row/column selection;
- Three sub-arrays with different in-pixel electronics are included;
 1. Only CSA inside;
 2. CSA + NMOS Comparator;
 3. CSA + CMOS Comparator;

To evaluate the “cross-talk” issue in this new process and guide the overall design of the next detector chip.

2nd region: in-pixel design



Schematic of the in-pixel electronics




Simulation performances:

- **CSA**(for in-put capacitance $\sim 100\text{fF}$):
 - $\sim 140\text{ e-}$ Equivalent Noise Charge; $\sim 57\mu\text{V/e-}$ Charge to Voltage factor;
 - $4.6\mu\text{A}$ power dissipation;
- **CMOS comparator**:
 - Time-walk $\sim 2\text{ns}$; time over threshold $\sim 5\mu\text{s}$; $15\mu\text{A}$ power dissipation;
- **NMOS comparator**:
 - Time-walk $\sim 9\text{ns}$; time over threshold $\sim 5\mu\text{s}$; $8.5\mu\text{A}$ power dissipation;

**About design details, please see Leyi Li's poster (ID: 53) "Design of coffee2: a pixel sensor prototype in 55nm high-Voltage CMOS process";*

2nd region: test system

Caribou system architecture





Test system block diagram: COFFEE2 chip carrier board – CaR board - ZC706 - PC

Picture of the test system


Pixel analogue & digital output

The adjustment of the test system and interpretation of the preliminary test results is in progress.

3rd region: design




Prototype Layout



Floor plan of the 3rd region

@ designed by KIT group




Pixel layout: 25 × 25 μm²


1. A 26 × 26 pixel matrix with very compact pixel size was realized: 25 × 25 μm²
 - In-pixel CSA + NMOS comparator; (no cross-talk issues)
2. A new matrix readout scheme was used:
 - Address encoded in pixel matrix; significantly decrease number of lines required for routing (compared with ALTASpix solutions, where each pixel has an independent readout)
3. A Digital periphery also included:
 - Bin size for time stamp : 5ns
 - Data information 3^r:

error_bit	addr[3:0]	hit_id[7:0]	lead_ts[11:0]	trail_ts[11:0]
-----------	-----------	-------------	---------------	----------------


3rd region: preliminary test results




CSA outputs with different inject charges



Test results of Sr-90, MPV $\sim 1000 e^-$



Test results with ^{55}Fe source



Sensor biasing condition: 30 V

Noise: $\sim 50 e^-$

* Reported by Hui Zhang “High voltage monolithic pixel sensor in 55nm technology”, 30/9 - 4/10, TWEPP 2024

Summary & Outlook

- We are developing the HV-CMOS pixel detector technology roadmap in the 55nm process (COFFEE), with CEPC ITK and LHCb UT upgrades as application targets.
- COFFEE2 is the first prototype based on HV-CMOS 55nm process, the sensing diode break down voltage $> 70\text{V}$;
- Testing and evaluation progressing well, and the preliminary test results are promising.
- Some process adjustments can improve detector performances, such as using a higher substrate resistivity. Optimization of the sensor, in close cooperation with the foundries, is also ongoing.
- The next prototype, COFFEE3, is currently in design, primarily aimed at validating the pixel array readout architecture and the necessary peripheral functional modules required for a fully functional chip. The tape-out is planned for spring 2025.

谢谢!