

Power distribution over the wafer-scale monolithic pixel detector - MOSAIX for ALICE ITS3

Szymon Bugiel (CERN) on behalf MOSAIX design team and the ALICE collaboration

25 October, 2024

Introduction

➢ **Wafer-scale chip** design challenges covered in this talk:

- 1) How to ensure high yield?
- 2) How to distribute the power over the chip?
- 3) How to validate power grid performance?

- ➢ MOSAIX detector:
	- full-size prototype of the ALICE ITS3 sensor
	- 26.6cm x 1.95cm
	- Monolithic
	- TPSCo 65nm

How to cope with chip-killing defects?

Yield

- ➢ Alice ITS3 layer: **26 cm x 6-10 cm devices**
- ➢ **Yield needs careful assessment!**
- \triangleright Operation with few defects must be possible
- \triangleright Shorts probability to be minimized

➢ Two powering layers

- GLOBAL
	- **very robust**
	- supplies only configuration circuitry
- LOCAL
	- powers most of the chip
	- **segmented** into 144 independent tiles
	- allows **defects isolation**

EP R&D

➢ Two powering layers

- GLOBAL
	- **very robust**
	- supplies only configuration circuitry
- LOCAL
	- powers most of the chip
	- **segmented** into 144 independent tiles
	- allows **defects isolation**

➢ Safe power-up procedure:

- Separate services power domain
- **·** Tile's power for configuration before others supplies are ON

Defective tile adds 0.7% of dead area, but chip maintains functional!

EP R&D

Yield: Conservative design

- \triangleright Sub-blocks are categorized by their failure impact
	- **CAT1** minor impact, pixel/pixel group malfunction
	- **CAT2** moderate impact, could cause full tile malfunction
	- **CAT3** high impact could affect the performance of entire chip
		- Complemented with **custom DRC rules** for design checks (width / spacing / via enclosure / via count)

Repeated Sensor Unit floorplan

Yield: Conservative design

EP

- \triangleright Sub-blocks are categorized by their failure impact **CAT1** – minor impact, pixel/pixel group malfunction
	- **CAT2** moderate impact, could cause full tile malfunction
	- **CAT3** high impact could affect the performance of entire chip
		- Complemented with **custom DRC rules** for design checks (width / spacing / via enclosure / via count)
- ➢ Power nets spacing contrained even further
	- Connectivity aware custom DRC checks for power grids

Yield: Conservative design

EP R&D

- \triangleright Sub-blocks are categorized by their failure impact
	- **CAT1** minor impact, pixel/pixel group malfunction **CAT2** – moderate impact, could cause full tile malfunction
	- **CAT3** high impact could affect the performance of entire chip
		- Complemented with **custom DRC rules** for design checks (width / spacing / via enclosure / via count)
- ➢ Power nets spacing contrained even further
	- Connectivity aware custom DRC checks for power grids
- ➢ Power grid designed for burn-throughs
	- power grid are able to deliver >100 mA to any location
	- See Gregor Eberwein talk

Remaining shorts can be burned-out with high currents

How to distribute the power?

MOSAIX powering

MOSAIX consumption breakdown

LEC – Left End-Cap **RSU** – Repeated Sensor Unit **REC** – Right End-Cap

GLOBAL
LOCAL 0.8V $\overline{3}$ Voltage [V] $\overline{2}$ Ω -10 10 馬 $\mathbf{0}$ 5 Z [cm]

Initial worst case IR drops estimates

- ➢ **How to derive local power from the global?**
	- Serial powering:
		- **+** reduces IR drops
		- not an option --> common PSUB

Initial worst case IR drops estimates

➢ **How to derive local power from the global?**

- Serial powering:
	- **+** reduces IR drops
	- not an option --> common PSUB
- Per-tile Low-Dropout regulators (LDO):
	- **+** control
	- **+** current stability (shunt LDO)
	- **-** needs 3.3 V supply --> power consumption
	- **-** dual-rail regulation
	- **-** complexity --> dead area
		- \triangleright The only choice with up to 800 mV IR drops (per rail!)

Initial worst case IR drops estimates

Worst case IR drops in new metal stack

➢ **How to derive local power from the global?**

- Serial powering:
	- **+** reduces IR drops
	- not an option --> common PSUB
- Per-tile Low-Dropout regulators (LDO):
	- **+** control
	- **+** current stability (shunt LDO)
	- **-** needs 3.3 V supply --> power consumption
	- **-** dual-rail regulation
	- **-** complexity --> dead area
		- \triangleright The only choice with up to 800 mV IR drops (per rail!)

- Power switches:
	- + simplicity --> least area
	- + power-efficient
	- **-** no control
	- **-** tiles operate at different supplies
	- **--> [1.2V +/- 10%] operation margins**

Power grid design and validation

\triangleright Kye requirements:

- **< 100 mV IR drop** on the global power rails
- **Equalized drops** on analog and digital global supplies
- **Minimized drop on the local analog** grid (each mV on supply --> 1.5e- threshold difference)

16

Global power grid simulation

Results

- **Simulation results matching preliminary predictions** --> within specs
- **Analog domain** - typical: **50mV** max IR drop - worst: **90mV**
	- (high consumption, worst RC)
- **Digital domain** [plots in backup] - typical: **50mV** max IR drop
	- worst: **80mV**

Local power grid simulation

Results

- **Analog domain** - excellent uniformity (< 1 mV spreads) - minor impact of global grid (fan -in into pads)
- **Digital domain** [plots in backup] - good uniformity (< 1 - 4 mV spreads) - some impact of global grid visible (pads locations)

GAVSS pads

SAVSS pads

Summary

➢ **MOSAIX now in an advanced design stage**

➢ **High yield achieved by:**

- segmentation into the tiles
- --> at **0.7%** chip area **granularit y**
- power grid robustness
	- --> spacing between global power stipes
- failure impact categorizing
	- --> with **custom design checks** coded
- design for burn-through
	- --> power grid capable to deliver **> 100 mA for burnout**
- ➢ **Different solutions for tiles powering were evaluated** - power switches chosen
- ➢ **Power grid validated to satisfy specifications**
	- **< 100 mV** worst case IR drop on global supplies
	- local analog supply uniformity within **1 mV**

Backup

ALICE ITS3

- ➢ ALICE Inner Tracker System Upgrade:
	- replacement of a standard stave based modules with truly cylindrical full silicon layers --> minimal mechanical support thanks to the stiffens of bent silicon
	- 5x lower material budget
	- closer to the interaction point
- ➢ Detector requirements:
	- 50 um thick **wafer-scale monolithic** detector
	- extremely **low power** (below 40 mW/cm²)
	- **powered only from the endcaps**
	- **bare silicon**:
		- no off-chip power reinforcement
		- no off-chip data links

Stitching technique

➢ Wafer scale detector? --> Stitching technique

• Dividing a reticle into a separate units:

Repeated Sensor Unit

- Stepping the lithography process with the repeated unit such that the connectivity on the edges is maintained
- Adding endcaps on the sides
	- **--> Single MOSAIX chip: 26.6cm x 1.95cm**

Tiles powering features

Power switches needs to be configured before main global supplies are ON

- ➢ Services slow control:
	- defines power status for every tiles
	- Services domain powered up before other global supplies

SEE immune power control

- \triangleright SET immune transmission
- ➢ Triplicated tile power state control registers

Tiles needs to be allowed to float to PSUB

- \triangleright OFF tiles can be either remain floating or be actively tied down to PSUB (negative voltage down to –2V) --> power switches are thick oxide devices
	- --> there is a need of a level shifter
- ➢ Back -to -back diode between local grounds to ensures safe local cross -domain signaling with 1.2V devices

Digital power grid simulations

Results

- **Digital domain** - **50mV** drop over the global
	- network in typical case
	- can increase up to **80mV** for highest consumption and worst RC corner
	- slightly higher local un-uniformity especially next to the endcaps, but still not warring

Off-chip power delivery

➢ Padring:

- up to 20 mV drop over standard power IO`s --> redesigned to increase conductivity
	- towards the core
	- --> 4x improvement

➢ Off-chip powering:

- up to 20 mV drop on wire bonds --> customizes bond pads --> 2x improvement
- 15mV/rail cabling to C side
- Settling accuracy: ~15 mV

➢ With all the improvements we are just within specs!

