



清华大学 工程物理系

Department of Engineering Physics, Tsinghua University

The 2024 international workshop on the high energy Circular Electron Positron Collider

# Development of Interposer based pixel TPC Readout

Liu Canwen<sup>\*1</sup>、Yang Yanxiao<sup>\*1</sup>、Deng Zhi<sup>\*1</sup>、Gong Guanghua<sup>\*1</sup>、Dong Jianmeng<sup>\*1</sup>、  
Qi Huirong<sup>\*2</sup>、Chang Yue<sup>\*2</sup>、She Xin<sup>\*2</sup>、Zhang Jinxian<sup>\*2</sup>、Wang Jianchun<sup>\*2</sup>、Zhang Jian<sup>\*2</sup>

1: Tsinghua University

2: Institute of High Energy Physics, Chinese Academy of Sciences

**Oct. 23 – 27, 2024 Hangzhou, China**



# OUTLINES

---

**01** | Introduction

**02** | Interposer based pixel TPC



**03** | Current progress on the demonstrator

**04** | Summary

# Time Projection Chamber for CEPC




- TPC is a gas detector and can measure particle track precisely in **three dimensional** with **low mass**
- TPC is as the **baseline** main tracker in CEPC ref-TDR, achieving good **momentum resolution** and **particle identification**











- Signals induced in readout pads **in mm<sup>2</sup>**:
  - ALICE TPC: 4x7 mm<sup>2</sup> - 6x15 mm<sup>2</sup>
  - T2K TPC: 10x11 mm<sup>2</sup>
  - ILC TPC: 1x6 mm<sup>2</sup>
- **Ballistic Loss** vs signal pileup
- Acquire amplitude and time information at the same time



**Waveform Sampling**






- Combination of a pixel ASIC with TPC, e.g., **55 um pixels** using TPX3/4
- The signal duration variation reduces as the pixel size
  - no need for waveform, only charge and arrival timing
- PID improvement:  $dE/dx \rightarrow dN/dx$





# Why pixel TPC for CEPC

- CEPC: **10-year Higgs** → **2-year Z pole** → **1-year W**
- **High rate** @ Z-pole: small pixel readout
- Better **PID** requirement:  $\sim 3\%$  →  $dN/dx$






- More than **10 years** development
- Direct readout with a pixel ASIC, e.g., **TPX3**
  - Number of pixels: 256 x 256
  - Pixel pitch: 55  $\mu\text{m}$
  - ENC:  $\sim 60 e$
  - ToT and ToA
  - Power:  $\sim 1\text{W}/\text{cm}^2$
- Next version **TPX4**:
  - 3.4 times larger
  - 4-side buttable with TSV
  - Low power mode





# Readout challenging for pixel TPC

- How to build in large area  $\sim 1\text{m}^2$ ? Module **scale-up, low power consumption...**
- What is the optimum pad/pixel size for CEPC TPC? **200-600 $\mu\text{m}$**
- Any other technology for different pixel size with the same chip? **YES**



55 $\mu\text{m}$  x 55 $\mu\text{m}$






# Readout challenging for pixel TPC



- PCB fanout: pad or pixel size limited by its feature size to 700um
- Embedding of front-end ASICs in flexible PCB




PID with high granularity  $dE/dx$  by Ulrich Einhaus, 2020




Towards MPGD with embedded pixel ASICs by Lucian Scharenberg, 2024


## ➤ What we may look for...



High density PCB process  
Precision: 100  $\mu\text{m}$   
Pads: 10 mm



Chip packaging process  
Precision: 1-10  $\mu\text{m}$   
Pixels/Pads: 0.1-1 mm




IC process  
Precision: 0.1  $\mu\text{m}$   
Pixels:  $\sim 10 \mu\text{m}$



# Readout challenging for pixel TPC




## Advanced chip packaging technologies



# Readout challenging for pixel TPC


## ➤ Advanced chip packaging technologies






## ➤ Advanced chip packaging technologies



### Chip First



### Chip Last




- Pixel readout electronics
  - Multi-ROIC chips + **Interposer** PCB as RDL
  - High metal coverage
  - 3 or 4-side buttable
- Low-power energy/time measurement ASIC: **TEPIX**
  - Low noise:  $\sim 100$  e noise
  - 5 ns drift time resolution
  - Low power:  $100 \text{ mW/cm}^2$  ( $250 \mu\text{W/ch}$ )







- Interposer design: 3-side buttable
  - **8 TEPIX chips** in one interposer: **32 x 32** pixels
  - L/S: **15 um/15 um**, hole size: **50 um**, 8 layers
  - Parasitic capacitance optimized: **<0.6 pF**



8 TEPIX chips





0.5mm x 0.5mm pixels



## ➤ Block diagram

- Charge Sensitive Preamplifier(CSA)
- CDS amplifier provides additional gain and noise shaping
- Wilkinson type ADC each pixel
- Timing discriminator with Time of Arrival information




## ➤ Chip Performance


- Power Consumption ~ 0.5mW/ch
- Timing ~ <1LSB(10ns)
- Noise ~ 300e

Parameter	Spec
Number of channels	128
Power Consumption	Analog<30mW
	Digital<30mW
ENC	~300 e(high gain)
Dynamic Range	25fC(high gain)
	150fC(low gain)
INL	<1%
Time Resolution	<10ns


Sigma=0.57LSB




Timing Results



Sigma=14.7LSB



Energy Results






# Prototype for beam test





- Pixel size: 0.5mm x 0.5mm pixel
- Pixel number: 5 mm x 150 mm → 10 x 300 channels




# Prototype for beam test



## ➤ Test board and setup



FE-link



TEPIX

Readout pads



# Prototype for beam test

Preliminary test results with calibration signal:


- Charge injected  $\sim 6\text{fC}$ ;
- 4 triggers, gap between each trigger  $40\mu\text{s}$

Results:


- got expected trigger time.
- got expected energy value according to the charge injected.
- some channels has lower energy of 1<sup>st</sup> trigger, need further investigation.

Trigger time and energy histogram:

Time:



Energy:



TEPIX1

TEPIX2

TEPIX3

TEPIX4



- In order to meet the stringent demands on **high rate** and **PID**, **pixel TPC** is essential for CEPC tracking system
- An **interposer based** pixel readout for CEPC TPC has been proposed and a demonstrator of **500um x 500um** pixels was developed, together with a multi-channel readout ASIC – **TEPIX**
- Interposer based pixel readout provides more flexibility, e.g., **pixel size**, **power consumption** etc. And the interposer and ASIC chip can be co-designed or **co-optimized** for the future

**THANKS**