

## UT commissioning and performance

#### Mingjie Feng (冯铭婕, IHEP) on behalf of the UT Working Group



The 10th China LHC Physics Workshop (CLHCP2024) 13-17, November, Qingdao

## LHCb

- Single arm forward spectrometer ( $2 < \eta < 5$ )
  - Designed to study CP violation and rare decays in hadrons containing b- and c-quarks  $\bullet$
- LHCb data-taking phases
  - Run1(2010 2012) and Run2 (2015 2018)  $\bullet$ 
    - Running with luminosity leveling at  $4 \times 10^{32} cm^{-2} s^{-1}$
    - Total of  $9 f b^{-1}$  (3+6) collected
  - Run3 (2023 ) LHCb Upgrade
    - Luminosity increased by a factor of  $5 \rightarrow \mathscr{L} = 2 \times 10^{33} cm^{-2} s^{-1}$
    - Software-only trigger to 40 MHz readout
    - Sub-detector upgrade







## UT Detector

- Silicon strip detector, located upstream of the LHCb bending magnet
- Side × 2, Layer × 4, Stave × 68, Module type × 4 with different silicon strip densities
  - Full coverage
  - Higher segmentation sensors in the region surrounding the beam pipes
- 40MHz readout with SALT (Silicon ASIC for LHCb Tracker) chip
  - 4192 (ASICs) × 128 (channels) = 536,576 (Strips)
  - CMOS 130nm technology
  - Fast shaping time: Tpeak < 25ns









## UT in LHCb Tracking System

#### UT plays a key role in LHCb tracking system

- Fast estimates momentum for trigger system
- Improve momentum resolution
- Reduce ghost rate in track
- Increase reconstruction efficiency for  $\Lambda_0 K_S^0$ ...







LHCb Tracking System





### UT Timeline

- July 2021 3/2023: UT Installation
- April 2023 : Firmware and software development
- Nov. 2023 Jan. 2024: Hardware issues fixing during the YETS23 (The year-end technical stop)
- Feb. 2024 May 2024: Commissioning with/without beam to get the suitable configuration
- June 2024 : Stable data taking in global with both proton and heavy ion collisions





**Fixing PEPI during YETS23** 

**UT Installation** 







**UT Group in LHCb control room** 

**Taking data in global** 



## **UT** Installation

Received first stave box at CERN	Finished staves production	First stave installed	Turn to underground
21/7/13	21/9	22/2	22/12/12
Installation Start		20 months	
instanation s	lail	ŎŎĊĸŎŦġŦŦŦĬĬġĦġĔĸĬŦġĿĬŖŖĔſĬĔĊĹĔĔĹŎŎĊĿĸŎŎĊĬĔŢŶĬŶĹĬĊĬĿŎĬŦŔġĬŦŦĬĬġĬĦġĬĔĬŦġĿĬŖŔĔĬĬĔĊĊĊŎŎĊĸŎĸĔŔĬ	ĦĨŎŔĔŔŔĔŔŎŦŢĔĊŔŔŔŎŎĊĊĸĸĸĔŎŔŎŎĔĊĸĸĔŎŔŎĬŔĔŔĔĊŎŢĔĊŎŔĔŎŎŎĊĸĸĸĸĊĔŎŎŎŎĊĸŎŎĊĬŎŎŎŎŎŎŎŎŎŎŎŎŎŎŎŎŎŎŎ

- Chinese groups have significant contributions in design and installation
  - HV patch panel, LV splitter, PEPI (Peripheral Electronics Processing Interface) lacksquarepatch panel, HV cable designed and produced by HNU & IHEP
  - IHEP/HNU/CCNU/LZU/THU/SCNU all participated in installation during  $\bullet$ COVID19



HV patch panel



LV spliter in SBC region



Details for UT Installation can be found in <u>Shuqi Sheng</u> and <u>Xiaojie Jiang</u>'s talks





Installation



**Empty Box** 



**Finish one side** 



A+C side mate **Transport to underground** 



**UT Closed** 





## UT Commissioning: Optimizing with/without Beam

UT front-end readout, SALT chip

Digital signal processing providing pedestal & common mode noise subtraction, zero-suppression  $\bullet$ 

#### Tune SALT chip

• DLL/PLL, serializer delay, ADC, deserializer, TrimDAC, Pedestals, ZS threshold, MCM thresholds, Pulse-shape, Gain













### UT in Global Data Taking

- Start taking data in global since May 2024 lacksquare
- Improve firmware and tune SALT parameters for better UT efficiency lacksquare



UT efficiency on long tracks (3-4 UT layer match)





Add UT Hits into matched long track







## UT in Global Data Taking

- Adjust hit limits and ADC threshold to reach better performance in different collision rates ( $\mu$ )
  - Hit limits: max number of hits from SALT to Tell40  $\bullet$
  - Tell40 systems experience efficiency loss at high hit rates due to FPGA/firmware  $\bullet$
  - Tight hit limits in SALT to improve Tell40's efficiency







### UT Tracking Efficiency

Achieved stable and efficient operation for pp/PbPb at designed condition ( $\mu = 5.3$  for pp)







Number of UT layers matched to a long track and the relative tracking efficiency



#### UT Online Monitor: Monet

Real time plots during data taking

- Most of the ASICs work properly (96.7%)
- The hit distribution is consistent with expectations



A9 A8 A7 A6 A5 A4 A3 A2 A1 C1 C2 C3 C4 C5 C6 C7 C8 C9

Number of hits in each UT chip



White gray: not occupied slot Gray and dark gray: disabled





#### Tracking Improvement with UT

- Increase reconstruction efficiency for  $\Lambda_0 K_S^0$  UT allows downstream track (UT+SciFi)
- Improvement in mass resolutions



Add downstream tracks (UT+SciFi) in HLT1





• ~ 10% improvement in  $D^+$  yields

•  $\sim 12\%$  improvement in mass resolution



### Summary

- Chinese groups have significant contributions in design, installation, and system commissioning
- Found a properly configuration for the design luminosity ( $\mu = 5.3$ )
- Achieved stable and efficient operation for pp/PbPb collision
- The tracking performance improved with UT



## Thank you!









# Backup



## LHCb Detector

- Single arm forward spectrometer (  $2 < \eta < 5$  )
  - Designed to study CP violation and rare decays in hadrons containing b- and c-quarks
- LHCb data-taking phases
  - Run1(2010 2012) and Run2 (2015 2018)
    - Running with luminosity leveling at  $4 \times 10^{32} cm^{-2} s^{-1}$
    - Total of  $9 f b^{-1}$  (3+6) collected
  - Run3 (2023 ) LHCb Upgrade
    - Luminosity increased by a factor of  $5 \rightarrow \mathcal{L} = 2 \times 10^{33} cm^{-2} s^{-1}$
    - Software-only trigger to 40 MHz readout
    - Sub-detector upgrade
- LHCb Tracking System (all sub-detector upgraded after LS2)
  - Vertex Locator (Velo): Silicon strips  $\rightarrow$  Silicon pixel
  - Upstream Tracker (UT): Silicon strips (Tracker Turicensis, TT)  $\rightarrow$  Silicon strips
  - Scintillating Fiber Tracker (SciFi): Silicon strips + straw tubes  $(IT + OT) \rightarrow$  Scintillating fibers









## UT Detector

The Upstream Tracker (UT)

- Replace TT, located upstream of the LHCb bending magnet
- Silicon strip detector with four layers
  - 4 UT layers (aX, aU, bV, bX) at (0°,+5°,-5°, 0°)
  - (16, 16, 18, 18) staves on UT layers (aX, aU, bV, bX)
  - 4 types of modules with different silicon strip densities
  - 4192 ASICs of 128 channels each, with a total of 536,576 strips
- Full angular coverage
- Higher segmentation sensors in the region surrounding the beam pipes
- 40MHz readout with SALT (Silicon ASIC for LHCb Tracker) chip

An important component of LHCb track system

- Provide fast estimates of momentum in the software trigger
- Improve momentum resolution
- Reduce ghost rate in long tracks
- Increase reconstruction efficiency of long lived particles









## SALT chip and UT commissioning

#### UT front-end readout, SALT

- 128 Channels with 6-bit ADC, 40MHz readout  $\bullet$
- CMOS 130nm technology
- Fast shaping time: Tpeak < 25ns
- Digital signal processing providing pedestal & common mode noise subtraction, zero-suppression











### Tune DLL

#### DLL in SALT

- Input frequency 40 MHz  $\bullet$
- Provide 64 independent clock phases selection  $\bullet$

#### Tune DLL

• The dll\_vcdl\_voltage means the difference between  $V_{DLL}$  and  $V_{vdd/2}$ 

#### • Best setting when dll\_vcdl\_voltage around 0

- The dll vcdl cfg register sets the Voltage Controlled Delay Line  $\bullet$ (VCDL) bias current
- Adjust dll vcdl cfg since the default settings are not optimal lacksquare





#### Details for Tune DLL/PLL can be found in Mark Tobin's talk







### Tune PLL

#### PLL in SALT

- Input frequency 40 MHz
- Generates a stable high-frequency (160 MHz) clock signal for the Double Data Rate (DDR) serializer
- Triple Modular redundancy (TMR) design enhances reliability against
  Single Event Upsets (SEUs) Three PLLs in the SALT

#### Tune PLL

- Check the Voltage Controlled Oscillator (VCO) for all three PLLs
- The pll\_vco\_voltage means the difference between  $V_{PLL}$  and  $V_{vdd/2}$ 
  - Best setting when pll\_vco\_voltage in all three PLLs are around 0
- The pll\_vco\_cfg register allows to change the VCO bias current which is directly related to the output frequency





#### Details for Tune DLL/PLL can be found in Mark Tobin's talk



![](_page_18_Figure_14.jpeg)

![](_page_18_Picture_15.jpeg)

![](_page_18_Picture_16.jpeg)

### TrimDAC scan

#### **Each ASIC channel contains an 8-bit trimming DAC for a precise baseline setting**

- Scan the TrimDAC from 0-255 with step of 1. Each step took 100 events
  - the ADC value =  $0 \rightarrow \text{Baseline DAC}$

#### Each ASIC contains 6-bit DAC setting the $I_{vcm}$ for generation of common voltages

• The single common mode voltage setting couldn't cover all cases, TrimDAC scans at 4 different common mode voltages allow almost all channels to be compensated

![](_page_19_Figure_6.jpeg)

![](_page_19_Picture_7.jpeg)

![](_page_19_Figure_11.jpeg)

**6-bit DAC setting the reference current**  $I_{vcm}$ 

![](_page_19_Picture_13.jpeg)

![](_page_19_Picture_14.jpeg)

![](_page_19_Picture_15.jpeg)

### TrimDAC scan

![](_page_20_Figure_1.jpeg)

99.97% channels work properly at the TrimDAC scan stage!

![](_page_20_Picture_3.jpeg)

![](_page_20_Picture_5.jpeg)

![](_page_20_Picture_6.jpeg)

#### Pedestals subtraction

- Performed after TrimDAC scans
- After TrimDAC calibration the pedestal values close to 0
- Subtraction in each channel

![](_page_21_Figure_4.jpeg)

![](_page_21_Picture_5.jpeg)

#### Details for Pedestals subtraction can be found in <u>Wojciech Krupa</u>'s talk

![](_page_21_Figure_7.jpeg)

PedestalAverage\_UTaU

![](_page_21_Figure_9.jpeg)

PedestalAverage\_UTbX

![](_page_21_Figure_11.jpeg)

![](_page_21_Figure_12.jpeg)

80

40

![](_page_21_Figure_13.jpeg)

PedestalAverage\_UTbV

![](_page_21_Picture_14.jpeg)

![](_page_21_Figure_15.jpeg)

![](_page_21_Picture_16.jpeg)

## MCM thresholds subtraction

- Calculate an average value of all channels without a hit and subtract this value from all channels
- MCMS run (after pedestal subtraction and MCMS in the chip)
- Very uniform distribution of CMS noise

![](_page_22_Picture_4.jpeg)

#### Details for Tune MCMS can be found in <u>Wojciech Krupa</u>'s talk

![](_page_22_Figure_6.jpeg)

CMSNoiseRMSAverage\_UTbV

![](_page_22_Figure_8.jpeg)

#### CMSNoiseRMSAverage\_UTaU

![](_page_22_Figure_10.jpeg)

CMSNoiseRMSAverage\_UTbX

![](_page_22_Figure_12.jpeg)

![](_page_22_Picture_13.jpeg)

<u>HCb</u>

![](_page_22_Figure_14.jpeg)

![](_page_22_Picture_15.jpeg)

### Tune ZS threshold

#### Calculation of ZS thresholds based on CMS-noise $z_{s_{th}} = \begin{cases} 5 \cdot \sigma_{ADC}(\text{mcms}) \\ 5 \cdot \sigma_{ADC}(\text{mcms}) + \max(\mu_{ADC}(\text{mcms})) \end{cases}$ if $max(\mu_{ADC}(mcms)) = 0,1$ ZS\_th\_UTaX

![](_page_23_Figure_2.jpeg)

![](_page_23_Picture_3.jpeg)

#### Details for Tune ZS threshold can be found in <u>Wojciech Krupa</u>'s talk

![](_page_23_Figure_6.jpeg)

![](_page_23_Figure_7.jpeg)

ZS\_th\_UTaU

ZS\_th\_UTbV

![](_page_23_Figure_9.jpeg)

![](_page_23_Figure_10.jpeg)

![](_page_23_Figure_11.jpeg)

![](_page_23_Picture_12.jpeg)

![](_page_23_Figure_13.jpeg)

![](_page_23_Picture_14.jpeg)

![](_page_23_Picture_15.jpeg)

#### Pulse scan

#### Using test pulse to check the whole processing chain in the SALT chip

SALT contains a dedicated internal DLL block to provide 64 independent clock phases selection

We generate test pulse and take data with different clock phase
 (adc\_clk\_sel)

#### Most of ASICs have the correct pulse shape

32 (4192 in total) ASICs need to recorrect adc\_sync\_sel bit setting for -20
 different DLL delays

adc_clk_sel	adc_sync_sel	time shift
0-7	1 (falling edge)	$adc_clk_sel \cdot \frac{2}{6}$
8 - 39	0 (rising edge)	$adc_clk_sel \cdot rac{2}{6}$
40 - 63	1 (falling edge)	$adc_clk_sel \cdot \frac{2}{6}$

Default setting

![](_page_24_Picture_8.jpeg)

![](_page_24_Figure_9.jpeg)

![](_page_24_Figure_10.jpeg)

## SALT chip and UT commissioning

#### UT front-end readout, SALT

- 128 Channels with 6-bit ADC, 40MHz readout  $\bullet$
- CMOS 130nm technology
- Fast shaping time: Tpeak < 25ns
- Digital signal processing providing pedestal & common mode noise subtraction, zero-suppression

![](_page_25_Figure_8.jpeg)

![](_page_25_Picture_9.jpeg)

![](_page_25_Picture_10.jpeg)

![](_page_25_Figure_11.jpeg)

![](_page_25_Figure_13.jpeg)

### Time alignment

ADC

Details for UT fine time alignment can be found in <u>Christos Hadjivasiliou</u>'s talk Time alignment was done using the TAE events produced by the LHC during its 2024 luminosity ramp-up

- Coarse time alignment
  - corresponding bunch crossing ID within the LHC orbit
- Fine time alignment

![](_page_26_Figure_6.jpeg)

![](_page_26_Picture_7.jpeg)

• Done per DCB (Data Control Boards), it makes sure that all ASICs correctly identify a bunch crossing with its

• Done per module, done by scanning the ADC sampling phase, which adjusting the delay for each ASIC by fitting a known signal shape to the actual detector signals, resulting in precise time synchronization across the detector

![](_page_26_Figure_10.jpeg)

![](_page_26_Picture_11.jpeg)

## Time alignment

![](_page_27_Figure_1.jpeg)

Before fine time alignment

![](_page_27_Picture_3.jpeg)

#### Details for UT fine time alignment can be found in Christos Hadjivasiliou

![](_page_27_Figure_5.jpeg)

After fine time alignment

	•	. 1	1
11	° C	tol	7
u		la	

![](_page_27_Picture_9.jpeg)

![](_page_28_Figure_1.jpeg)

![](_page_28_Picture_2.jpeg)

![](_page_28_Picture_3.jpeg)

### UT Tracking efficiency

![](_page_29_Figure_1.jpeg)

![](_page_29_Picture_4.jpeg)

Number of UT layers matched to a long track and the relative tracking efficiency

#### • Low energy pp reference run from 28/10/2024 to 04/11/2024

![](_page_29_Figure_8.jpeg)

![](_page_29_Picture_9.jpeg)

### Tracking improvement with UT

- Add downstream tracks (UT+SciFi) in trigger is able to reconstruct decays outside the VELO in real time, which is able to reconstruct and select long-lived particles
- Reconstruction performance of long tracks improved with UT since the improvement of momentum resolution

![](_page_30_Figure_3.jpeg)

![](_page_30_Picture_4.jpeg)

Long tracks in HLT1 + HLT2

![](_page_30_Picture_6.jpeg)

![](_page_30_Picture_7.jpeg)