

## **CEPC** vertex Detector

Zhijun Liang
(On behalf of the CEPC physics and detector group)





## Content

- Introduction
- Requirements
- Technology survey and our choices
- Technical challenges
- R&D efforts and results
- Detailed design including electronics, cooling and mechanics
- Readout electronics & BEC
- Performance from simulation
- Research team and working plan
- Summary

### Introduction: vertex detector

- Vertex detector optimized for first 10 year of CEPC operation (ZH, low lumi-Z runs)
  - Low lumi Z runs is ~20% instant luminosity of high lumi Z runs
- Motivation:
  - Aim for impact parameter resolution and vertexing capability
  - For  $H \rightarrow bb/H \rightarrow cc/H \rightarrow light quark or gluons analysis$
  - The observation  $H \rightarrow cc$  or  $H \rightarrow gg$  is important goal for CEPC





## **Vertex Requirement**


- Inner most layer (b-layer) need to be as close to beam pipe as possible
  - Challenges: b-layer radius (11mm) is smaller compared with ALICE ITS3 (18mm)
- High data rate: (especially at Z pole, 40MHz, 1Gbps per chip)
  - Challenges: 1Gbps per chip high data rate especially at Z pole
- Low material budget (~0.15%X/X0 per layer)
- Detector Cooling with air cooling (power consumption<=40 mW/cm²)</li>
- Spatial Resolution (3-5 um)
- Radiation level (~1Mrad per year in average)


## Technology survey and our choices

- Vertex detector Technology selection
  - Baseline: based on curved CMOS MAPS (Inspired by ALICE ITS3 design[1])
    - Advantage: 2~3 times smaller material budget compared to alternative (ladder options)
  - Alternative: Ladder design based on CMOS MAPS


Monolithic active Pixel CMOS (MAPS)

#### **Monolithic Pixels**





Alternative: ladder based MAPS




[1] ALICE ITS3 TDR: https://cds.cern.ch/record/2890181


## **R&D** status and final goal

Key technology	Status	CEPC Final goal	
CMOS chip technology	Full-size chip with TJ 180nm CIS	65nm CIS	
Detector integration	Detector prototype with ladder design	Detector with bent silicon design	
Spatial resolution 4.9 μm		3-5 μm	
Detector cooling	Air cooling with 1% channels (24 chips) on	Air cooling with full power	
Bent CMOS silicon	Bent Dummy wafer radius ~12mm	Bent final wafer with radius ~11mm	
Stitching	11*11cm stitched chip with Xfab 350nm CIS	65nm CIS stitched sensor	


### R&D efforts: Full-size TaichuPix3


- Full size CMOS chip developed, 1st engineering run
  - 1024×512 Pixel array, Chip Size: 15.9×25.7mm
  - 25µm×25µm pixel size with high spatial resolution
  - Process: Towerjazz 180nm CIS process
  - Fast digital readout to cope with ZH and Z runs (support 40MHz clock)






TaichuPix-3 chip vs. coin






	Status	CEPC Final goal
CMOS chip technology	Full-size chip with TJ 180nm CIS	65nm CIS


## **R&D** effort: vertex detector prototype



**TaichuPix**-based prototype detector tested at DESY in April 2023

Spatial resolution ~ 4.9 μm







Detector integration Detector prototype with ladder design Detector with bent silicon design		Status	CEPC Final goal	
	Detector integration	Detector prototype with ladder design	Detector with bent silicon design	

## R&D efforts and results: vertex detector prototype beam test


Hit maps of multiple layers of vertex detector

Spatial resolution ~ 5 μm











### **R&D** efforts curved MAPS

- CEPC b-layer radius (11mm) smaller compared with ALICE ITS3 (radius=18mm)
- Feasibility study: Mechanical prototype with dummy wafer can curved to radius ~12mm
  - Thinning silicon wafer to 40um





	Status	CEPC Final goal
Bent silicon with radius	Bent Dummy wafer radius ~12mm	Bent final wafer with radius ~11mm

## Vertex baseline: bent MAPS


- 4 single layer of bent MAPS + 1 double layer ladder MAPS
  - Material budget is a factor of 2 lower than alternative option
- Use single bent MAPS for Inner layer
  - Low material budget 0.06%X0 per layer
- Ladder design for outer layer


No dead area in ladder design

layer	Radius	Material
Layer 1	11mm	0.06% X0
Layer 2	16.5mm	0.06% X0
Layer 3	22mm	0.06% X0
Layer 4	27.5mm	0.06% X0
Layer 5/6 (Ladders)	35-45mm	0.5% X0
Total		0.74% X0

Long barrel layout (no endcap disk) to cover  $\cos \theta <= 0.991$ 










### **Alternative: CMOS ladder**

- Alternative: CMOS chip with long ladder layout
  - 3 double-side layer with ladders design
  - 2 times of material compared to baseline layout




layer	Radius	Material
Layer 1/2	12.5 -18 mm	~0.5% X0
Layer 3/4	28 - 35mm	~0.5% X0
Layer 5/6 (Ladders)	45 - 53mm	~0.5% X0
Total		~1.5% X0





Material budget at  $\Phi = 33 \text{ degree}$ Material Budget ( $X_0$ )




## Data rate estimation of CEPC VTX

	Hit density (Hits/cm²/BX)	Bunch spacing (ns)	Hit rate (M Hits/cm²)	Data rate@triggerless (Gbps)	Pixel/bunch	Data rate@trigger (Mbps)
Higgs	0.81	591	1.37	0.43	7.96	<10
W	0.81	257	3.16	0.98	7.96	~10
High lumi Z pole	0.45	23	19.6	5.9	4.4	118


#### Hit density from background (from CDR)


- > Data rate is dominated by background from pair production
  - > Estimated based on old version of software
  - > More details in Haoyu's MDI talk this afternoon
- > WW runs and low Lumi Z runs (20% of high lumi Z)
- > Data rate @1Gbps per chip for triggerless readout



## Chip design for ref- TDR and power consumption

- Power consumption
  - Fast priority digital readout for 40MHz at Z pole
  - 65/55nm CIS technology
  - Power consumption can reduced to ~40mW/cm²
- Air cooling feasibility study
  - Baseline layout can be cooled down to ~20 °C
    - Based on 3 m/s air speed, estimated by thermal simulation






### **Ladder Electronics**


- Baseline: stitching and RDL metal layer on wafer to replace PCB
- Alternative: flexible PCB
  - Signal, clock, control, power, ground will be handled by control board through flexible PCB

baseline: ALICE ITS3 like stitching and RDL layer on bent MAPS [1]




[1] ALICE ITS3 TDR: https://cds.cern.ch/record/2890181


#### Alternative: flexible PCB



## Vertex technologies: Cable and service

- Limited space in MDI region for cable and service
  - All fast signal transferred into optical fiber in service region







Example from ATLAS HGTD upgrade



## Physics Performance: impact parameter resolution

- Compared to alternative (ladder) option
  - baseline layout (Stitching (baseline) has significant improvement (~30%)






#### Research team

- IHEP:15 faculty, 5 postdoc, 6 students
  - CEPC vertex prototype, X-ray camera, ATLAS ITK and HGTD upgrade
- IPHC/CNRS: Christine Hu et al (5 faculty)
  - CEPC Jadepix design, ALICE ITS3 pixel upgrade
- IFAE: Chip design , Sebastian Grinstein et al (2 faculty, 1 student)
  - CEPC Taichupix chip design, ATLAS ITK pixel and HGTD upgrade
- ShanDong U.: stitching chip design (3 faculty, 1 postdoc, 3 students)
- CCNU: chip design, ladder assembly (3 faculty, 1 postdoc, 5 students)
- North West U.: Chip design (5 faculty, 2 postdoc, 5 students)
- Nanchang U.: chip design, (1 faculty, 1 students)
- Nanjing: irradiation study, chip design: (2 faculty, 4 students)
- Total : 36 faculty, 9 postdoc, 26 students


## Summary

- 1st full-size Prototype for CEPC vertex detector developed
- Reference detector TDR is in preparation, for 2025 for the proposal of China's 15th 5-year plan.
- We are active expanding international collaboration and explore synergies with other international projects (especially framework of DRD7 (electronics) and DRD8 (mechanics and integration) more than DRD3 (solid state detectors).

#### **CEPC vertex conceptional design (2016)**



#### **CEPC** vertex prototype (2023)



## **Summary: working plan**

	Status	CEPC Final goal	Expected date
CMOS chip technology	Full-size chip with TJ 180nm CIS	65nm CIS	2027: Full-size 65nm chip
Spatial resolution	4.9 μm	3-5 μm with final chip	2028
Stitching	11*11cm stitched chip with Xfab 350nm CIS	65nm CIS stitched sensor	2029
Bent silicon with small radius	Bent Dummy wafer radius ~12mm	Bent final wafer with radius ~11mm	2030
Detector cooling	Air cooling with 1% channels (24 chips) on	Air cooling with full power	2027: thermal mockup
Detector integration	Detector prototype with ladder design	Detector with bent silicon design	2032





# Thank you for your attention!




## R&D efforts: Air cooling in vertex prototype

- Dedicated air cooling channel designed in prototype.
  - Measured Power Dissipation of Taichu chip: ~60 mW/cm² (17.5 MHz in testbeam)
  - Before (after ) turning on the cooling, chip temperature 41 °C (25 °C)
    - In good agreement to our cooling simulation
    - No visible vibration effect in spatial resolution when turning on the fan









Key technology	Status	CEPC Final goal
Detector cooling	Air cooling with 1% channels (24 chips) on	Air cooling with full power

## R&D efforts and results: R & D for curved MAPS

- Stitching chip design (by ShanDong U.)
  - 350nm CIS technology Xfabs
  - Wafer level size after stitching ~11 ×11 cm²
  - reticle size ~2 ×2 cm<sup>2</sup>
  - 2D stitching
  - Engineering run, chip under testing







Key technology	Status	CEPC Final goal	
Stitching	11*11cm stitched chip with Xfab 350nm CIS	65nm CIS stitched sensor	


## Overview of CEPC vertex detector prototype R & D

**CMOS Sensor chip** development




**Detector module** (Ladder) **Prototyping** 














## Silicon Pixel Chips for Vertex Detector

2 layers / ladder R<sub>in</sub>~16 mm

**JadePix**-3 Pixel size ~16×23 μm<sup>2</sup>



Tower-Jazz 180nm CiS process Resolution 5 microns, 53mW/cm<sup>2</sup>

Goal:  $\sigma(IP) \sim 5 \mu m$  for high P track


#### **CDR** design specifications

- Single point resolution ~ 3µm
- Low material (0.15% X<sub>0</sub> / layer)
- Low power (< 50 mW/cm²)</li>
- Radiation hard (1 Mrad/year)


Silicon pixel sensor develops in 5 series: JadePix, TaichuPix, CPV, Arcadia, COFFEE




TaichuPix-3, FS 2.5x1.5 cm<sup>2</sup> 25×25 μm<sup>2</sup> pixel size




**CPV4** (SOI-3D), 64×64 array ~21×17 μm² pixel size



Develop **COFFEE** for a CEPC tracker using SMIC 55nm HV-CMOS process





**Arcadia** by Italian groups for IDEA vertex detector LFoundry 110 nm CMOS






## R&D efforts and results: Jadepix3/TaichuPix3 beam test @ DESY






Spatial resolution 4~5um, Efficiency >99%


TaichuPix3 efficiency



#### TaichuPix3 resolution




#### JadePix3 resolution




Collaboration with CNRS and IFAE in Jadepix/TaichuPix R & D

## **Vertex Requirement**

- 1st priority: Small inner radius, close to beam pipe (11mm)
- 2<sup>nd</sup> priority: Low material budget <0.15% X0 per layer
- 3rd priority: High resolution pixel sensor: 3~5 μm






## **CEPC** physics program

An extremely versatile machine with a broad spectrum of physics opportunities

→ Far beyond a Higgs factory

	Operation mode		ZH	Z	W <sup>+</sup> W <sup>-</sup>	$tar{t}$	
$\sqrt{s}$ [GeV]		~240	~91.2	~160	~360		
Run time [years]		10	2	1	5		
		$L / IP [\times 10^{34} \text{ cm}^{-2}\text{s}^{-1}]$	3	32	10	-	
(3	CDR 80 MW)	$\int L dt$ [ab <sup>-1</sup> , 2 IPs]	5.6	16	2.6	-	
(30 14144)		Event yields [2 IPs]	1×10 <sup>6</sup>	7×10 <sup>11</sup>	2×10 <sup>7</sup>	-	
Run Time [years]		10	2	1	~5		
<b>30 MW</b> L / IP [×10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> ]		5.0	115	16	0.5		
-atest		$L / IP [\times 10^{34} \text{ cm}^{-2}\text{s}^{-1}]$	8.3	191.7	26.6	<b>7</b> 0.8	
Lat Lat	$\int L dt$ [ab <sup>-1</sup> , 2 IPs]	20	96	7	1		
	Event yields [2 IPs]	4×10 <sup>6</sup>	4×10 <sup>12</sup>	5×10 <sup>7</sup>	5×10 <sup>5</sup>		



Huge measurement potential for precision tests of SM: Higgs, electroweak physics, flavor physics, QCD/Top


Searching for exotic or rare decays of H, Z, B and  $\tau$ , and new physics


**CEPC community joined ECFA Phy focus** 


Both 50 MW and  $t\bar{t}$  modes are currently considered as CEPC upgrades.

### R&D efforts: Curved MAPS testbeam


- R & D of curved maps with MIMOSA28 chip
  - No visible difference in noise level or spatial resolution before/after bending









## Long barrel: cluster size vs incident angle





## TaichuPix design


- Pixel 25 μm × 25 μm
  - Continuously active front-end, in-pixel discrimination
  - Fast-readout digital, with masking & testing config. logic
- Column-drain readout for pixel matrix
  - Priority based data-driven readout
  - Readout time: 50-100 ns for each pixel
- 2-level FIFO architecture
  - L1 FIFO: de-randomize the injecting charge
  - L2 FIFO: match the in/out data rate
  - between core and interface
- Trigger-less & Trigger mode compatible
  - Trigger-less: 3.84 Gbps data interface
  - Trigger: data coincidence by time stamp only matched event will be readout
- Features standalone operation
  - On-chip bias generation, LDO, slow control, etc



## TaichuPix3 vertex detector prototype

New pickup tools

Dummy ladder glue automatic dispensing using gantry






Ladder on wire bonding machine

**Dummy Ladder on holder** 













The first vertex detector (prototype) ever built in China





#### Research team

- IHEP: overall intergration, chip design, detector assembly, electronics, offline
  - Overall : Joao, Zhijun ,Ouyang Qun
  - Mechnical: Jinyu Fu
  - Electronics: Wei wei, Ying Zhang, Jun Hu, Yunpeng Lu, Yang Zhou, Xiaoting Li
  - DAQ: Hongyu Zhang
  - Detector assembly: Mingyi Dong
  - Physics: Chengdong Fu, linghui Wu, Gang Li
- IFAE: Chip design , Sebastian Grinstein, Raimon Casanova et al
- IPHC/CNRS: chip design , Christine Hu, Yongcai Hu et al
- ShanDong: chip design , Meng Wang, Liang Zhang, Jianing Dong
- CCNU: chip design, ladder assembly, Xiangming Sun, Ping Yang
- North West U.: Chip design Xiaoming Wei, Jia Wang, Yongcai Hu
- Nanchang U.: chip design, Tianya Wu
- Nanjing: irradation study: Ming Qi, Lei Zhang