Progress of AC-LGAD sensor development

Mei Zhao

On Behalf of IHEP LGAD group IHEP, CAS

2024-11-27

Content

LGAD development and status

AC-LGAD development and performance

Proposal of AC-LGAD as OTK&TOF for CEPC

➢Issues

➢Plan

Collaboration


LGAD and AC-LGAD

Low gain avalanche detector be demonstrated to have timing resolution <35ps and will be used to provide precise timing information in ATLAS HGTD and CMS ETL for address pile-up issues.</p>

>AC-LGAD, a 4D detector, provides both timing and position information at the same time.

LGAD (Low-Gain Avalanche Diode)

Segmented gain layer



• The read-out electrode is placed and connected to the N++ layer.


- metal AC readout electrode and a thin dielectric layer (Si₃N₄, SiO₂) above the N+ layer
- Less dead area and better position resolution
- Research institute: FBK, HPK, INFN, BNL, CNM, USTC, IHEP...

AC-LGAD (AC-coupled LGAD)

LGAD development and status

LGAD designed by IHEP will contribute to 90% of ATLAS HGTD sensors, owning to its good radiation hardness.

➢IHEP LGAD sensors pre-production has been finished(90 wafers fabricated). The performance meets the specification, and sensor production readiness review passed successfully in July, 2024. Final fabrication commenced.




AC-LGAD R&D


AC-LGAD sensor simulation: Optimization of process and structure parameters

Process parameter: n+ layer dose, AC dielectric material and thickness

Structure parameter: pad shape, pad-pitch size



TCAD model of AC-LGAD for simulation




Lower n+ dose \rightarrow Large resistivity \rightarrow good spatial resolution

Design of AC-coupled low gain avalanche diodes (AC-LGADs): a 2D TCAD simulation study, JINST, 2022.9, DOI:<u>10.1088/1748-0221/17/09/C09014</u>

CEPC DAY

AC-LGAD development

2022



AC-LGAD R&Dv1:

Pixelated AC-LGAD

One wafer

 With different pad-pitch size 1000-2000um 100-500um


100-200um

50-100um


• wafers: with different n+ dose: 10P to 0.2P

Process parameters be studied.

The performance of large-pitch AC-LGAD with different N+ dose, Trans. Nucl. Sci., 2023.6



2023



AC-LGAD R&Dv2: One wafer

Pixelated and strip AC-LGAD

 With different pad-pitch size 1000-2000um pixel 100-250um strip 100-150um strip 50-100um strip



wafers: with different n+ dose:0.2P to 0.01P

The performance of AC-coupled Strip LGAD developed by IHEP, NIMA, Volume 1062, May 2024, 169203

AC-LGAD R&D

AC-LGAD R&Dv1: pixelated AC-LGAD

Large pad-pitch size: 1mm-2mm

To study the process parameter

Spatial resolution be better


aser spot position


as decreasing the n+ dose(10P to 0.2P)


200

100

300 X [µm]







<u><u></u> ∃300 ≻₂₀₀</u>

100 F

0

-100

-200

-300 E

Spatial resolution [µm]

35

30

25

20

15 🛱

¹⁰0

÷

2


Strip AC-LGAD R&D


Strip AC-LGAD: Strip length: 5.65mm


pad-pitch size: 100-250um, 100-200um, 100-150um

$$\sigma_t^2 = \sigma_{TimeWalk}^2 + \sigma_{Landau}^2 + \sigma_{Jitter}^2$$

constant fraction discriminator (CFD) method










Strip AC-LGAD R&D

Strip AC-LGAD: Spatial resolution(Laser testing)

Amplitude information of two electrodes \rightarrow position reconstruction \rightarrow Spatial resolution







2024/11/27


Proposal of AC-LGAD as OTK&TOF

CEPC OTK&TOF Barrel:

Ladder (42 moduels)	f <u>x</u> : 52.20

Sensor size: 140mm x 160mm(may change a little) Strip length: 70mm Pitch: 100um Capacitance: 10pF


One 8 inch wafer one sensor Large capacitance High ASIC power consumption(20mW/Channel) Transmission line affect, charge sharing



Sensor size: 87.5 mm x 52.2 mm, 90.00 mm x 52.2 mm Strip length: 87-90 mm Pitch: 100um Capacitance: >10 pF

one 8 inch wafer four sensors Large capacitance High ASIC power consumption(20mW/Channel) Transmission line affect, charge sharing

Issues or questions




Sensor size: particle rate, yield \rightarrow Physics simulation or calculation, yield calculation

Large size, maintain the performance

Proposal of AC-LGAD as OTK&TOF

CEPC OTK&TOF Barrel: Changed by Qi Yan



Plan

Short term plan: (2024.12-2025.2)

Simulation:

- Simulation of Strip length and its affect (signal shape)
- Simulation of method to reduce capacitance (isolation structure)
- Simulation of process parameters to optimize spatial resolution (AC coupling capacitor, n+ dose)

Testing:


- Multi-channel readout board with low noise design and fabrication(2 stages of amplifier)
- Testing of short strip connected together, radiation testing(TID)

New submission 1:


- Strip AC-LGAD with different length and pad-pitch size, [1cm, 2cm, 4cm] [50um, 100um to 500um]
- Strip AC-LGAD with different process parameters: n+ dose, dielectric material and thickness, ...
- Strip AC-LGAD with different isolation structure \rightarrow Capacitance

Strip DC-LGAD

sensors with EPI layer of different thickness(50um, 65um, 80um)



4cm x 100um pitch 2cm x 250um pitch 1cm x 500um pitch



Plan

Long term plan

time	work
2025	 Testing the sensors from first submission, clarify the sensors performance and requirement (include Test beam and radiation test) Find out how to optimize the sensor performance(structure and process) Submission 2 Based on the results from first version and more simulation sensors with strip length ~4cm
2026	 Test of sensors from submission 2(basic properties and together with ASIC and BEE?) Submission 3 large area sensor design and fabrication
2027	 Submission 4 if needed module: sensor + ASIC module built and test

Collaboration

Project be proposed: DRD3 WG2: LGAD based timing tracker development for electron collider

First discussion meeting be held on Nov. 26th

Good suggestion be given by Gregor and Gordana about the new layout , testing and how to include more institute to join the collaboration.


Topic:

- 1、 AC-LGAD simulation, design and fabrication
- 2、 AC-LGAD testing: IV, CV, timing, spatial resolution, etc
- 3、AC-LGAD Test beam testing
- **4**、Radiation performance (TID, neutron, proton)
- 5、Reconstruction methods
- 6、 Design optimization for electron collider
- 7、 Sensor with ASIC(TDC board) testing

Institute of high energy physics, Chinese Academy of Sciences(IHEP) Mei Zhao, Zhijun Liang
Institute of Microelectronics, Chinese Academy of Sciences(IME)
Jozef Stefan Institute, Ljubljana (JSI), Gregor (DRD3 management)
University of Montenegro, Gordana
Shanghai Jiao Tong University(SJTU), Kun Liu
Shandong University (SDU), Kun Hu
Nankai University (NKU), Bo Liu
Zhengzhou University (ZZU), Yi Liu

Backup

LGAD performance with operation temperature changing(before radiation)




Need to change operation voltage

Bias Voltage(V)

CEPC DAY

Backup

DC-LGAD with long strip(1.9cm) and large capacitance



Backup

		$[\mu m]$	length [mm]	width [µm]	thickness [µm]	Sheet resistance $[\Omega/\Box]$	Coupling Capacitance $[pF/mm^2]$	Optimal bias voltage [V]			
HPK Wide strip											
A											
SH1	W9				20	1600	600	114			
SH2	W4					400	240	204			
SH3	W8			50	50	400	600	200			
SH4	W2	500	10		50	1600	240	180			
SH5	W5						1000	600	190		
SH6	W9			100	20	1600	600	112			
SH7	W8			100	50	400	600	208			
HPK Narrow strip											
SHN1 V	WN1	20	10	60	20	1600	240	112			
SHN2 V	WN2	80	10	60	50	1600	240	190			
BNL Wide strip											
SB1 V	WB1	500	10	50	50	1400	270	170			
SB2 V	WB1	500	10	100	50	1400	270	160			

HPK Strip length:1cm Pitch size:500um

EIC: barrel strip LGAD baseline design






Table 1: Summary table with the name, geometrical parameters, and other characteristics of interest of the strip sensors used in this study.

Results




2024/11/27

1.5




Testing setup



Picosecond laser scanning system

- Displacement accuracy 1 $\,\mu\,\text{m}$
- Automated scanning
- Picosecond laser 1064nm
- Spot size 2~5 µm

ALTIROC power consumption



Both preamplifiers are built around a cascoded common source NMOS amplifier to ensure high bandwidth (see figure 2). The drain current (I_d) of the input transistor is adjustable between 200 µA and 1 mA. The transistor size is optimized to operate close to weak inversion while keeping its capacitance small compared to that of the sensor. The operating current is chosen to minimize the series noise while not dissipating too much power (< 2.25 mW/ch for the analog part). A PMOS follower is added to isolate the load from the discriminator. The total preamplifier power consumption is 0.85 mW using a nominal current $I_d = 600 \,\mu$ A in the input transistor. A bank of seven capacitors (from 0 to 3.5 pF) can be connected by slow control to the preamplifier input to emulate the sensor capacitance when measuring the ASIC alone. They are not used when the ASIC is connected to the LGAD sensor array.

TOA measurement. Each discriminator output is sent to a sampling cell to generate a "Hit Flag" bit, that is equal to 1 in case of a hit or to 0 in case of no hit. The discriminator's power consumption

is slightly less than 0.4 mW.

$$r_{\text{jitter}} = \frac{e_n C_d}{Q_{\text{in}}} \sqrt{t_d}.$$

$$e_n = \sqrt{2kT/g_{m1}}.$$

 $g_{m1} = q \times I_d / 2kT$

By Xiongbo Yan

transimpedance preamplifiers. Beam test measurements with a pion beam at CERN were also undertaken to evaluate the performance of the module. The best time resolution obtained using only ALTIROC TDC data was 46.3 ± 0.7 ps for a restricted time of arrival range where the coupling issue is minimized. The residual time-walk contribution is equal to 23 ps and is the dominant electronic noise contribution to the time resolution at 15 fC.

KEYWORDS: Front-end electronics for detector readout; Timing detectors

The TDC power consumption is dependent on the time-interval being measured. For the TOA TDC using 2.5 ns (full dynamic range), the average power consumption over the 25 ns measurement period is about 5.2 mW. It is only 3.5 mW for a time-interval equal to half the dynamic range. Thanks to the reverse START-STOP operation, the power consumption of the TDC is much lower in the absence of a hit over threshold. This results in an average power consumption per channel of 1.1 mW for both TDCs, assuming a time interval uniformly distributed (1.25 ns average) and a maximal channel occupancy of 10%.

