


# CEPC ITK/OTK Survey


10/31/2024

[dongsheng@ihep.ac.cn](mailto:dongsheng@ihep.ac.cn)

## The 4<sup>th</sup> Concept





## CEPC ITK Mechanics and Installation Design



	Sensors	Sensor area
Barrels		
ITKB1	3,920	1.6 m <sup>2</sup>
ITKB2	7,840	3.1 m <sup>2</sup>
ITKB3	18,032	7.2 m <sup>2</sup>
Total	29,792	11.9 m <sup>2</sup>
Endcaps		
ITKE1	1,536	0.74 m <sup>2</sup>
ITKE2	3,136	1.51 m <sup>2</sup>
ITKE3	8,288	4.00 m <sup>2</sup>
ITKE4	7,520	3.63 m <sup>2</sup>
Total	20,480	9.89 m <sup>2</sup>

16



OTKB  $\sim 70 \text{ m}^2$ , OTKE  $\sim 20 \text{ m}^2$



21

# HVCMOS R&D for ITK

## R&D: CMOS Chip Development

- CMOS pixels (COFFEE2): SMIC 55 nm CMOS process

Submitted in Aug 2023, received in Dec 2023




Three sections in the chip:

- 1: Passive diode arrays:
  - Including 6 different signal collection structures for studying diodes and charge sharing.
- 2: Pixel arrays with diodes and in-pixel electronics:
  - Features 6 types of diodes and 3 types of in-pixel electronics.
- 3: Pixel arrays with peripheral digital readout:
  - Used for validating readout strategies

The COFFEE2 chip test is progressing well, the tape-out of the first CMOS strip chip (CSC1) for CEPC is scheduled for submission in 1-2 months.



5

## HVCMOS (COFFEE2) Chip Test






- Circuit test almost ready

- Carrier board fabricated
- Caribou system installed, final firmware debugging



- So far tests have been focused on passive diode arrays

- IV (breakdown at  $-70$  V)
- CV (single pixel  $\sim 30$ - $40$  fF)
- Leakage current increased from  $0.01$  nA to  $\sim 1$  nA after  $10^{14} n_{eq}/cm^2$  radiation
- Laser response observed
- Radioactive source observed




The tape-out of the next HVCMOS (COFFEE3) chip is planned for the first half year of 2025.

6




## CEPC ITK Barrel Design (HVCMOS Pixels)



### HVCMOS pixels for CEPC:

- Utilizes 55 nm process
- Wafer resistivity: 1k-2k  $\Omega \cdot \text{cm}$
- Chip size: 2 cm  $\times$  2 cm
- Array size: 512 rows  $\times$  128 columns
- Pixel size: 34  $\mu\text{m}$   $\times$  150  $\mu\text{m}$
- Time resolution: 3-5 ns
- Power consumption:  $\sim 200 \text{ mW/cm}^2$




Timeline for CSC1

## Preliminary endcap design using pixels


### Endcap using HVCMOS share as many components as possible with the barrel

- 3 types of modules, one of which the same as the barrel
- 516 modules, 6576 chips in total
- Division into 8 or 4 sections possible




Front-side module

Back-side module



13


## CEPC ITK Endcap Design (CMOS Strips)




### CMOS Strip Chip (CSC) for CEPC:

- Utilizes 180 nm process (CSMC, Wuxi Shanghua)
- Wafer resistivity: 2k  $\Omega \cdot \text{cm}$
- Chip size: 2.1 cm  $\times$  2.3 cm
- Strip number per chip: 1,024
- Strip pitch size: 20  $\mu\text{m}$  (spatial resolution  $< 5 \mu\text{m}$ )
- Time resolution: 3-5 ns
- Power consumption:  $\sim 80 \text{ mW/cm}^2$

Each half endcap is divided into 8 sectors, with each sector consisting of CMOS strip modules. The overlapping areas between the neighboring sectors are designed to be minimal.




14




## ap Design (CMOS Strips)

other to form one complete endcap:



The CEPC ITK barrels using pixels is considered for minimal material, while ITK endcaps using strips is optimized for high momentum measurement and particle identification (no TPC).



Detection precision using 20  $\mu\text{m}$  pitch strips

15

# Geometry implementation of CEPC Tracker in CEPCSW and full simulation validation





Xiaojie Jiang (姜啸捷)  
on behalf of the CEPC ITK working group

Contact:  
jiangxj@ihep.ac.cn


Institute of High Energy Physics,  
Chinese Academy of Sciences

## 3. ITK momentum resolution

- Setting
  - ❑ Momentum resolution studied using muon events in range [2,20] GeV, for each momentum point 30k events are generated
- Three geometrical regions are studied separated





- ❑ FastSim : a matlab fast simulation package developed by Wiener group
  - Data provided by Qinglin Geng
  - A reference
- ❑ CEPCSW results have the **similar trends** with FastSim
- ❑ The pT resolution of full CEPCSW is about twice as bad as FastSim, but still meet CDR requirements
- ❑ Need further study: a strange lift at the low momentum end of full simulation




## 5. PID capacity of ITK endcap

- Setting
  - ❑ 4 **double-layers** ITKE, 300μm silicon per layer
  - ❑ Particles: e-, mu-, pi-, K-, proton, but not show e-, mu- results here
  - ❑ Momentum: 19 points in 0.5 - 15 GeV
  - ❑ Theta: 8.11° - 21.8°, to make sure only ITKE hit
  - ❑ 10k events to get Most Probable Values of  $\sum \frac{dE}{dx} / hits\_num$ , **removed the outlier** for every track
- Fitting
  - ❑ dE/dx distribution fitted by crystal ball PDF, examples @ p = 2 GeV



### Preliminary results




- ❑ Error bar set as 1 sigma
- ❑ Can distinguish kaon, pion, proton when momentum < 1GeV
- ❑ No distinguishing power for any particles with p > 2 GeV



# Summary

- The design of silicon inner tracker in preparation of the CEPC reference detector TDR is proposed, based on R&D of advanced detector technologies
- A lot more development in sensor technology, electronics, mechanics and physics benchmarking expected, for the Ref-TDR and beyond
- Collaboration & your participation welcome

## Working Plan



# DESIGN OF AC-LGAD FOR CEPC OUTER TRACKER (OTK)




Weiye Sun<sup>1 2</sup> (sunwy@ihep.ac.cn), Mei Zhao<sup>1</sup>, Mengzhao Li<sup>1</sup>, Yunyun Fan<sup>1</sup>, Zhijun Liang<sup>1</sup>

1. Institute of High Energy Physics, CAS 2. University of Chinese Academy of Sciences



The spatial resolution of the strip AC-LGAD were tested by the Laser. The spatial resolutions of strip AC-LGADs with different pitches (150  $\mu\text{m}$ , 200  $\mu\text{m}$  and 250  $\mu\text{m}$ ) are 8.3  $\mu\text{m}$ , 10.9  $\mu\text{m}$  and 12.8  $\mu\text{m}$



**Spatial resolution : 8.3  $\mu\text{m}$  with 150  $\mu\text{m}$  pitch**

Figure 4: (Left) Distribution of the difference between the reconstructed position and the true position under different pitches.  
(Right): Relationship between spatial resolution and gain layer concentration.

The time performance of the strip AC-LGAD were tested by the Beta source. The delta t was the difference between the arrival time of the trigger and the AC-LGAD. The sigma of the delta t distribution is combination of the time resolution of trigger and AC-LGAD. Thus according to the formula, the time resolution of the whole AC-LGAD is 37.5 ps.




Figure 5: Delta t distribution of AC-LGAD at the Beta test

**Time resolution: 37.5 ps**

## From ATLAS high granularity timing detector to future collider

2024-10-24

**8" wafer**

**Module (2x2 sensors)**

**Ladder (16 sensors)**

**Stave (8 ladders: 4 long and 4 short)**

**Barrel (110 staves)**

**65 m²**

**3600 mm**

**5,680 mm**

**700 mm**

**720 mm**

**104.4 mm**

**104.4 mm**

**87.50 mm**

**52.20 mm**

**52.20 mm**

**90.00 mm**

**ASIC**

**DC-DC**

**1st Data aggregation**

**FPC**

**Data Link**

**Optical module**

**2nd Data aggregation**

**CEPC outer silicon tracker (OTK) utilizes AC-LGAD (Low Gain Avalanche Detector) developed by IHEP-IME:**

Sensor size: 8.75 cm × 5.22 cm

9.00 cm × 5.22 cm

Strip number per sensor: 512

Strip pitch size: 100 μm

Spatial resolution: 10 μm

Time resolution: 50 ps

Power consumption: ~300 mW/cm²

Maximum usage of silicon wafers for OTK barrel: a total 3,520 wafers, with 15% higher efficiency compared to a conventional single-piece sensor cut from a wafer.



# LGAD sensor development:

From ATLAS high granularity timing detector to future collider


MEI ZHAO

INSTITUTE OF HIGH ENERGY PHYSICS, CAS

2024-10-24

## CEPC OTK Endcap Design (AC-LGAD Strips)

Endcap (16 sectors, 10 m<sup>2</sup>):




1/16 Sector:

Group D: 1400 mm-1816 mm


Group C: 1008 mm-1400 mm

Group B: 662 mm- 1008 mm


Group A: 406 mm- 662 mm



Sensor: 8" wafer (group C sensors)



8" wafer (group A, B, D sensors)



- OTK endcap consists of 14 rings, arranged into 4 groups.
- Each group contains 2-4 types of trapezoid sensors, which can be fitted to one 8" silicon wafer.
- Each group of sensors is aligned to a 1/16 sector.
- The long sensor contains 2 sets of short-strip sensors.

Maximize the use of silicon wafers and facilitate detector assembly.



# Simulation result of CEPC OTK with CEPCSW

Dian Yu, on behalf of the ToF team


The 2024 international workshop on the high energy Circular Electron Positron Collider



李政道研究所  
TSUNG-DAO LEE INSTITUTE

## CEPCSW Progress for ToF&out tracker

- Got the geometry of barrel and endcap into CEPCSW
  - Good for full simulation and future physics performance study
- Estimated the maximum occupancy: 0.35% at z pole, OK




[Details](#) in Dian Yu's poster

## Simulation

**CEPCSW** The geometry design of OTK is added to /Detector/DetCRD/compact/CRD\_common\_v01/ and simulation truth details will be saved into OTKBarrelCollection and OTKEndcapCollection.



**Hit Rate** Utilizing new geomerty in CEPCSW, 10000 and 2000 hits are simulated for Higgs and Zpole background, respectively. Preliminary results are given with truth information with a algorithm as follows. Further developing in adding detailing structure to the detectors in the future will give out more precise result.



## Results

**Higgs** By calculation, higgs bkg has maximum hit rate of 665.6Hz/cm<sup>2</sup>, average hit rate of 253.7Hz/cm<sup>2</sup>. The maximum electronic occupancy is 0.35%.

**Zpole** This bkg is still under optimization. Maximum hit rate is 711.594kHz/cm<sup>2</sup> and average 81.131kHz/cm<sup>2</sup>.



# CEPC Inner Tracker towards Ref-TDR


LI Yiming 李一鸣

on behalf of the CEPC Silicon Inner Tracker team



24<sup>th</sup> Oct, 2024, CEPC W

## Silicon Tracker Common Electronics



- Data transmission: common data platform
- Trigger mode: triggerless



# Requirement from Sub Detectors (@Higgs)

	Vertex	Pix(ITKB)	Strip (ITKE)	OTKB	OTKE	TPC	ECAL-B	ECAL-E	HCAL-B	HCAL-E	Muon
Channels per chip	512*1024 Pixelized	512*128	1024	128		128	8~16 @common SiPM ASIC				
Ref. Signal processing	XY addr + BX ID	XY addr + timing	Hit + TOT + timing	ADC+TDC/TOT+TOA		ADC + BX ID	TOT + TOA/ ADC + TDC				
Data Width /hit	32bit	42bit	32bit	40~48bit		48bit	48bit				
Max Data rate / chip	2Gbps/chip@Triggerless@Low LumiZ Innermost	Avg. 3.53Mbps/chip Max. 68.9Mbps/chip	Avg. 21.5Mbps/chip Max. 100.8MHz/chip	Avg: 2.9Mbps/chip Max: 3.85Mbps/chip	Avg: 38.8Mbps/chip Max: 452.7Mbps/chip	~70Mbps/module Inmost	~9.6Gbps/module @dual-end readout	Needs bkgrd rate	Needs bkgrd rate	Needs bkgrd rate	Needs bkgrd rate
Data aggregation	10~20:1, @2Gbps	14:1@O(100Mbps)	22:1 @O(100Mbps)	i. 22:1 @O(5Mbps) ii. 7:1 @O(100Mbps)	i. 22:1 @O(50Mbps) ii. 10:1 @O(500Mbps)	1. 279:1 FEE-0 2. 4:1 Module	i. 4~5:1 side ii. 7*4 / 14*4 back brd @ O(100Mbps)	Needs detector finalization	< 10:1 (40cm*40cm PCB – 4cm*4cm tile – 16chn ASIC)	Needs detector finalization	Needs detector finalization
Detector Channel/module	1882 chips @Stch &Ladder	30,856 chips 2204 modules	23008 chips 1696 modules	83160 chips 3780 modules	11520 chips 720 modules	492 Module	0.96M chn ~60000 chips 480 modules	Needs detector finalization	3.38M chn 5536 aggregation board	2.24M chn 1536 Aggregation board	Needs detector finalization
Avg Data Vol before trigger	474.2Gbps	101.7Gbps	298.8Gbps	249.1Gbps	27.9Gbps	34.4Gbps	4.6Tbps (needs finalization)	Needs det & bkgrd finalization	Needs det & bkgrd finalization	Needs det & bkgrd finalization	Needs det & bkgrd finalization

# CEPC ToF & Outer Tracker Detector

Yunyun Fan on behalf of ToF & Outer tracker  
detector group



中国科学院高能物理研究所  
Institute of High Energy Physics  
Chinese Academy of Sciences

Oct. 24<sup>th</sup>, 2024, 2

## Summary and Working plan

- **Designed an AC-LGAD based detector as ToF + Outer Tracker for CEPC**
  - **50 ps** time resolution and **10  $\mu\text{m}$**  spatial resolution (4D detector)
  - aim to design **70 mm** long strip AC-LGAD
  - cover the barrel and endcap region:  **$\sim 90 \text{ m}^2$**
- **Prototype**: AC-LGAD sensor with **5.6mm** strip length and **150  $\mu\text{m}$**  pitch, timing resolution is **37.5 ps** (Beta test) , spatial resolution is **8.3  $\mu\text{m}$**  (laser test).
- **Working plan for ToF & Outer Tracker**
  - Optimized the barrel and endcap design
  - Test beam for the long strip AC-LGAD
  - Sensor design: 3 steps (20mm, 40mm, 70 mm) towards the large area, long strip, sector sensor
  - High precision electronics optimization, such as the power consumption
  - Design and Optimize the cooling system ( cooling pipe et. al. )
  - Physics performance study
  - **A lot to be done...**

**Welcome to join us !**

# Working Plan

