



# CEPC Electronics System

Wei Wei

On behalf of the CEPC Elec-TDAQ study team



中國科學院高能物理研究所  
*Institute of High Energy Physics*  
*Chinese Academy of Sciences*

# Content

- **Introduction**
- **Requirements**
- **Technology survey and our choices**
- **Technical challenges**
- **R&D efforts and results**
- **Global framework of the electronics system**
- **Detailed design for common electronics**
- **Research team and working plan**
- **Summary**

# Introduction

## Chapter 11 General electronics

### 11.1 Introduction

### 11.2 Detector requirements

### 11.3 Global architecture

#### 11.3.1 Consideration on readout strategy

#### 11.3.2 Baseline architecture for the Electronics-TDAQ system

### 11.4 Common Electronics interface

#### 11.4.1 Data interface

#### 11.4.2 Power

#### 11.4.3 Common BEE Board

### 11.5 Backup scheme based on Wireless communication

### 11.6 Clocking systems

### 11.7 Power distribution

### 11.8 BEE

### 11.9 Summary

- This talk is about the consideration of the **general framework** of the electronics system for the Ref-TDR of CEPC.
- This talk relates to the Ref-TDR Ch 11.
- Main contents will be introduced:
  - Main readout framework on Elec-TDAQ
  - General electronics blocks:
    - Data Link: aggregation, transmission & optical
    - FEE Powering
    - Common BEE board
  - Backup schemes
    - Wireless communication

# Requirement from Sub Detectors (@Higgs)

	Vertex	Pix(ITKB)	Strip (ITKE)	OTKB	OTKE	TPC	ECAL-B	ECAL-E	HCAL-B	HCAL-E	Muon
Channels per chip	512*1024 Pixelized	512*128	1024	128		128	8~16 @common SiPM ASIC				
Ref. Signal processing	XY addr + BX ID	XY addr + timing	Hit + TOT + timing	ADC+TDC/TOT+TOA		ADC + BX ID	TOT + TOA/ ADC + TDC				
Data Width /hit	32bit	42bit	32bit	40~48bit		48bit	48bit				
Max Data rate / chip	2Gbps/chip @ Triggerless @ Low LumiZ Innermost	Avg. 3.53Mbps/chip Max. 68.9Mbps/chip	Avg. 21.5Mbps/chip Max. 100.8MHz/chip	Avg: 2.9Mbps/chip Max: 3.85Mbps/chip	Avg: 38.8Mbps/chip Max: 452.7Mbps/chip	~70Mbps/module Inmost	Avg. 0.96Gbps/module Max:9.6Gbps/module		Max. 144Mbps/module e-layer	Max. 350Mbps/module e-layer	Avg: 15.36 Mbps/chip Max: 153.6 Mbps/chip
Data aggregation	10~20:1, @2Gbps	14:1@O(100Mbps)	22:1 @O(100Mbps)	i. 22:1 @O(5Mbps) ii. 7:1 @O(100Mbps)	i. 22:1 @O(50Mbps) ii. 10:1 @O(500Mbps)	1. 279:1 FEE-0 2. 4:1 Module	i. 4~5:1 side ii. 7*4 / 14*4 back brd @ O(100Mbps)		< 10:1 (40cm*40cm PCB – 4cm*4cm tile – 16chn ASIC)	< 10:1 (40cm*40cm PCB – 4cm*4cm tile – 16chn ASIC)	<=24:1 @ O (400 Mbps)
Detector Channel/module	1882 chips @Stch &Ladder	30,856 chips 2204 modules	23008 chips 1696 modules	83160 chips 3780 modules	11520 chips 720 modules	492 Module	0.96M chn ~60000 chips 480 modules	0.52M chn ~32500 chips 260 modules	3.38M chn 5536 aggregation board	2.24M chn 1536 Aggregation board	43.2k ch 72 Aggregation board
Avg Data Vol before trigger	474.2Gbps	101.7Gbps	298.8Gbps	249.1Gbps	27.9Gbps	34.4Gbps	460Gbps	250Gbps	811.2Gbps	537.6Gbps	~ 24.1 Gbps

# Consideration on global framework of Elec-TDAQ


- Two main stream frameworks for the electronics-TDAQ can be simply categorized as FEE-triggerless readout & readout with conventional trigger
- Comparison on main aspects

	FEE-Triggerless	Conventional Trigger	Superiority
Where to acquire trigger info	On BEE	On FEE	FEE-Triggerless
Trigger latency tolerance	Medium-to-long	Short	
Compatibility on Trigger Strategy	Hardware / software	Hardware only	
FEE-ASIC complexity on Trigger	Simple	Complex on algorithm	
Upgrade possibility on new trigger	High	Limited	
FEE data throughput	Large	Small	Conventional Trigger
Maturity	Mature but relatively new	Very mature	
Resources needed for calculation	High	Low	
Representative experiments	CMS, LHCb, ...	ATLAS, BELLE2, BESIII, ...	


# Our choice on global framework

- We choose FEE-triggerless readout (Backend Trigger) as our baseline global framework, while keep conventional trigger readout as the backup, for the Elec-TDAQ system:
  1. Maintain the maximum possibility for new physics and future upgrades.
    - Readout all the information w/o pre-assumed trigger conditions.
  2. Speed-up the FEE-ASIC iteration & finalization process
    - W/o the need to consider the undefined trigger algorithm, esp. regarding the potential tight schedule.
  3. Enable a common platform design for all Sub-Detectors
    - Common BEE Brd, common Trg Brd, common data interface...
    - Scalable based on the detector volume
  4. Sufficient headroom for FEE data transmission based on the current MDI background rate
    - 10Gbps per link on FEE (max by ×4 links)


# Global framework of the CEPC Elec system






- Common subsystems (data buffering, aggregation, transmission; powering)
- Det. specific ASICs waiting for detector final choices.
- A common BEE hardware, configurable for individual subsystems.
- TDAQ interface is (probably) only on BEE






# An overview of the Sub-Det readout Elec.



- All sub-det readout electronics were proposed based on this unified framework, maximizing the possibility of common design usage.




ECAL







# Previous experience on electronics system



BESIII




JUNO experiment




ATLAS HGTD

- Our team has developed the electronics systems for most of the major particle physics experiments in China, including BESIII, Dayabay, JUNO, LHAASO...
- Also in international collaborations as ATLAS HGTD...
- We have extensive experience in electronics system design from the FEE to BEE



# Backup scheme of the framework

- The proposed framework was based on the estimated background rate of all sub-det.
- In case of under-estimation or unexpected condition:
  1. Additional optical links can be allocated to the hottest module.
  2. In case the background rate is too high for FEE-ASIC to process, Intelligent Data Compression algorithm can be integrated on-chip, for the initial data rate reduction.



The conventional trigger scheme can always serve as a backup plan, with sufficient on-detector data buffering and reasonable trigger latency, the overall data transmission rate can be controlled.

# Common Electronics Components

- Common Data Link
- Common Powering
- Common Backend Electronics
- Backup Scheme based on Wireless Communication


# Technical Survey on Data Transmission System

## GBT Project:


- The IpGBT & VTRx chip series, developed by CERN, are widely used by LHC experiments, as a common project
- Core components:
  - GBTx: Bidirectional Serdes ASIC
  - GBLD: Laser driver
  - GBTIA: Transimpedance amplifier
  - Customized Optical Module

## Our choice:


- Build a GBT-like universal bidirectional data transmission system
- Take the IpGBT as a reference, the protocol can be a minimum & necessary set for the readout, clocking & control




## GBT Architecture Developed by CERN




IpGBTx  
Uplink: 10.24Gbps  
Downlink: 2.56 Gbps



GBLD (LDQ10)  
10.24 Gbps x 4ch



GBTIA  
2.56 Gbps




VTRx+  
4Tx + 1Rx  
Array Optical Module

## GBT Series ASICs and optical module

# Detailed design on Data Transmission Structure

By Di Guo@CCNU



- Pre-Aggregation ASIC (TaoTie): Intend to fit with different front-end detector (different data rates/channels)
- GBTx-like ASIC (ChiTu): Bidirectional serdes ASIC including ser/des, PLL, CDR, code/decode ...
- Array Laser Driver ASIC + TIA ASIC + Customized Optical module (KinWoo)

# R&D efforts and results on Data Link

By Di Guo@CCNU


## Self-developed GBT-like prototypes verified:

- 5.12 GHz PLL + 10.24 Gbps Serializer **verified** ✓
- 2.56 Gbps CDR + 2.56 Gbps Deserializer **verified** ✓
- Phase aligner **under test**

## 10 Gbps Laser Driver **Verified** ✓

## Customized optical module prototype **Done** ✓

## The rad-tol fiber will be investigated together with the accelerator clocking system




10 Gbps optical eye


Bit Rate	10Gbps	RMSJ	2.6ps
Rise Time	34.0ps	PPJ	15.3ps
Fall Time	48.9ps	Amp	589.4μW

10 Gbps optical eye diagram


Customized Optical module




GBT-like ASIC prototype layout




GBT-like ASIC wire-bonding picture



4 x 10 Gbps/ch VCSEL Array Driver with customized optical module





Array Driver integrated in the optical module



Optical Module

# Technology survey and our choice on Powering



	Serial Pwr	Parallel Pwr
Material	Much less	
Cabling	Much less	
Installation	Much easier	
Maturity	New	Very mature
System Reliability	Potential issue	Very robust


## ■ On powering distribution

- Serial Powering is superior in many aspects (material, cabling and installation...) than Parallel Powering, especially on VTX & TRK
- It is also a hot area with a lot of focused R&D
- However, due to the **common substrate at negative voltage for the stitching sensor in VTX**, serial powering is not feasible


## ■ Our choice

- As a general platform, we chose (conventional) Parallel Powering as the baseline scheme, while to keep pace on R&D of Serial Powering as the backup scheme

# Technology survey and our choice on Powering




Higher switching Freq, smaller size, higher efficiency, lower on-resistance



Increased radiation hardness (no SiO<sub>2</sub>, responsible for most TID effects in Si MOSFETs, in contact with the channel)

Ref. Satish K Dhawan, 2010

Ref. S. Michelis, Prospects on the Power and readout efficiency



- Investigation was also conducted to compare the key component schemes of the power module, esp on LDO & DC-DC convertor.
- The GaN transistor has been a game changer in recent years, enabling DC-DC converters to achieve ultra-high efficiency, high radiation tolerance, and noise performance comparable to LDO.
- We choose a **GaN-based DC-DC as the baseline power module scheme**. This also enables high voltage power distribution, for low cable material and low power loss.




# R&D efforts preliminary design on powering


## Structure of the power distribution system

## Design spec summarized from Sub-Det

## Preliminary rad-tol. of COTS GaN verified




By Jia Wang@NPU



## Proposed design of BUCK DC-DC convertor



BaSha Series



	Nominal	Range
Input V	48V	36V-48V
Output V	1.2V	1.2V、2.5V
Output Current	10A	
Output ripple	10mVpp	
Efficiency	85%	80%-85%-80% (light-nom -heavy)
Dimension	50mmX20mmX6.7mm	Including cooling & shielding
TID	5 Mrad (Si)	
Magnet	3T	

# Related R&D and experience on BEE

By Jun Hu@IHEP





The back-end box for the JUNO experiment

- located between trigger system and front-end electronics,
- Collects the incoming trigger request for trigger system,
- Fanout the synchronized clock and the trigger decisions to front-end electronics.

- Red box: The base board provides the power supply,
- Blue box: Trigger and Time Interface Mezzanine (TTIM) with WR node,
- Green box: The extenders interface with ethernet cables coming from underwater front-end boxes.

# Detailed design on common BEE

By Jun Hu@IHEP



Data aggregation and processing board Prototype for Vertex detector


	KC705 (XC7K325 T- 2FFG900C)	KCU105 (XCKU040 - 2FFVA115 6E)	VC709 (XC7VX69 0T- 2FFG1761 C)	VCU108 (XCVU095 - 2FFVA210 4E)	XCKU115
Logic Cells(k)	326	530	693	1,176	1451
DSP Slices	840	1920	3,600	768	5520
Memory (Kbits)	16,020	21,100	52,920	60,800	75,900
Transceivers	16(12.5Gb/s)	20(16.3Gb/s)	80(13.1Gb/s)	32(16.3Gb/s) and 32(30.5Gb/s)	64(16.3Gb/s)
I/O Pins	500	520	1,000	832	832
Cost	2748 (650)	3882(1500)	8094	7770	

- Routing data between the optical link of front-end and the highspeed network of DAQ system.
- Connect to TTC and obtain synchronized clock, global control, and fanout high performance clock for front-end.
- Real-time data processing, such as trigger algorithm and data assembly.
- On-board large data storage for buffering.
- Preference for Xilinx Kintex UltraScale series due to its cost-effectiveness and availability.

- A cost-driven device selection: FPGA XC7VX690T
- Interface: SFP+ 10Gbps X12 + QSFP 40Gbps X3
- Implement real time FPGA based machine learning for clustering, hit point searching, and tracking algorithms

# Backup scheme based on wireless communication

By Jun Hu@IHEP



- **Radial readout** with mm-wave


- 12- 24 cm transmission distance
- Data rate : < 30Mbps

- Axial readout to endcap

- Only at the outermost layer or dedicated aggregation layer.

- Wireless communication based readout scheme was proposed to mitigate the cabling problem, as a backup scheme

- Three major solutions were investigated through R&D, two were selected with corresponding schemes



- WiFi (2.4GHz, 5GHz)

- large antenna volume, high power consumption, narrow frequency band, and high interference




- Millimeter Wave (24GHz, 45GHz, 60GHz, 77GHz)

- Optical wireless communication (OWC) / Free Space Optical (FSO)

# R&D efforts and results on WLess Comm


By Jun Hu@IHEP

## mm-wave proposal





Test with evaluation boards – SK202

- Based on the commercial 60GHz RF chip ST60A2 transceiver from ST Microelectronics company.
- The transmission speed can exceed 900Mbps when the distance is less than 6 cm.



- Design a small PCB module with ST60A2, LNA and custom antenna.
- Higher bandwidth and longer distance
- Evaluate the interference with detector
- Under design, cheap and easy
- → custom transceiver + antenna + AIP

## Optical wireless proposal




DWDM transceivers + AWG + lens

- Up to 6-meter free space optical transmission distance
- 10Gbps X 12 channels bandwidth
- PRBS 31bits error rate < BER-15 @ 10Gbps under 1.6m distance

# Research Team

- A wide collaboration was built involving most of the affiliations in the HEP field in China (~50 people involved in different areas).
- We are working to expand the collaboration, including attracting international colleagues. We are also trying to join in the DRD7.




- Overall electronics and BEE: IHEP(5)
- Sub-detector readout electronics: IHEP(11), Tsinghua(5), CCNU(3), NPU(7), SDU(4), NJU(3)
- Data link: CCNU(3), IHEP(3), USTC(2)
- Powering: NPU(3), IHEP(2), USTC(2)

# Working plan on key R&Ds

- Key R&D left to do towards & beyond the Ref-TDR
  - An IpGBT-like chip series (TaoTie + ChiTu + KinWoo) should be developed as the common data link platform
    - Transmission protocol, including up(typically 8b10b) and down(typically I2C & fast commander), is a key component according the current tech stage
  - GaN based DC-DC module (BaSha Series) is also critical for FEE modules in high radiation environment
    - Further radiation tests should be performed, including TID, SEE, and NIEL
  - A prototype based on wireless communication scheme will be demonstrated to show the feasibility
    - Customized antennas, adapters, and repeaters are being coordinated with the industrial sector in China for a more compact design


# Working plan on schedule for the Ref-TDR






# Summary

- A global framework for the CEPC electronics system based on FEE-Triggerless readout (Backend Trigger) was chosen to be baseline, while readout schemes for each sub-detector were defined accordingly.
- Previous R&D has shown promising technical feasibility for key components, including data links, common BEEs, and powering. **No show stopper is found for the electronics framework & the Sub-Det readout.**
  - Future R&D is scheduled to demonstrate prototypes of each key technology soon
- Backup schemes based on conventional triggers and innovative schemes based on wireless communication were also considered for more conservative and aggressive approaches, respectively.

The logo for the Circular Electron-Positron Collider (CEPC), featuring the letters 'CEPC' in a stylized font with a blue and orange color scheme.

# Thank you for your attention!



中國科學院高能物理研究所  
*Institute of High Energy Physics*  
*Chinese Academy of Sciences*

Aug. 7<sup>th</sup>, 2024, CEPC Detector Ref-TDR Review

# Naming of the common ASICs



ChiTu & Guan Yu

- GBTx-like: ChiTu (赤兔) , the most famous horse in Chinese tales, ridden by the Chinese God of War Guan Yu. It is in charge of transportation with ultra fast speed, just as GBTx-like chip is doing.
- VTRx: KinWoo (金乌) , the bird who lives in the sun in Chinese tales, an avatar of the sun and in charge of the light, just as the VTRx chip does, to convert electronic signal to/from optical.
- Data aggregation: TaoTie (饕餮) , a mythical animal in Chinese tales, who can swallow anything, just as the chip does, to collect all the input data streams.
- DC-DC module: BaSha (霸下) , one of the nine sons of the Chinese Loong, who is famous for its strongness and always to bear a monument. Just like the powering system which is the basement and support of all electronics.



KinWoo in the sun




BaSha carrying a monument



TaoTie

# Technology survey on global framework

ATL-CAL-PROC-2017-001




Upgraded LAr readout schemes for Phase-I

- A typical readout framework can be referred to ATLAS detector system(e.g. LAr CAL)
- It can be noted the FEE not only has to generate and send out trigger info.(e.g. SUM), but also store data for trigger latency and accept the trigger decision.

# Technology survey on global framework

From Paul Aspell, CMS HGCAL An Electronics Perspective




- The electronics readout framework can also be inspired by CMS detector system(e.g. HGCAL).
- It can be observed that the data stream is mostly in a single direction to the BEE, and the electronics system architecture is relatively compact.

# Requirement of the powering system


	Vertex	Pix(ITKB)	Strip (ITKE)	OTKB	OTKE	TPC	ECAL-B	ECAL-E	HCAL-B	HCAL-E	Muon
Channels per chip	512*1024 Pixelized	512*128	1024	128		128	8~16 @common SiPM ASIC				
Technology	65nm CIS	55nm HVCMOS	55nm HVCMOS	55nm CMOS		65 CMOS	55nm CMOS (or 180 CMOS?)				
Power Supply Voltage (for DC-DC) (V)	1.2	1.2	1.2	1.2		1.2	1.2 (or 1.8?)				
Power@chip	40mW/cm <sup>2</sup> 200mW/chip	200mW/cm <sup>2</sup> 800mW/chip	200mW/cm <sup>2</sup> 336mW/chip	20mW/chn 2.56W/chip		280μW/chn 35mW/chip	15mW/chn 240mW/chip				
Max chips@module	29	14	22	22	3	1115	64	Needs detector finalization	8~30	92~365	Needs detector finalization
Power@module (W)	5.8	11.2	7.39	56.3	58.9	39.7	30	Needs detector finalization	9~36	21.9~87.5	Needs detector finalization

# Update on common Power module


Threshold voltage VS Flux of proton



- Power requirements summarized according to the current readout schemes of each SubD
- Rad-test of COTS samples initiated, preliminary proved the GaN transistor can survive in the CEPC rad environment
- Recent plan:
  - Key component evaluation



测试仪器：源表、电源、万用表



测试PCB固定到样品台上的实物照片(左图中黄色箭头为束流方向)

Using available stock of bPOL48V (~70K dies)

### Volume optimized bPOL48 modules:

- bPOL48to12 (EPC2152): 48V to 12V with 6A out
- Dimensions: 24 x 55 x 4 mm





Figure 14: bPOL48V with air-core 220nH inductor.






Figure 17. bPOL48V using the FEASTMP inductor.





# Technology survey and our choices

## Parallel powering with DC-DC converter VS Serial powering




### Parallel powering


- ✓ Compatible with the conventional power system
- ✓ Few changes of readout circuit or sensor required
- ✓ High reliability
- ✓ Unnecessary on-chip regulator  $\rightarrow$  less die area
- ✗ Noisy ripple voltage
- ✗ Large-area air-core inductor
- ✗ EMI

### Serial powering


- ✓ Less cable mass
- ✓ Higher power efficiency, more suitable for large current load
- ✓ Low noise
- ✓ Unrequired Magnetic components
- ✗ Many changes with the old power system
- ✗ Lower reliability
- ✗ Different ground potential  $\rightarrow$  AC-coupled output, not suitable for stitching chips, very high bias voltage of sensors
- ✗ "Larger" threshold current required to switch on shunt regulator
- ✗ Consistency of shunt regulator and LDO



# Backup-----Serial powering








Structure of serial powering for CMS pixel detector






Regulated voltage for four single chips with different switching on current

[Vasilije Perovic, Serial powering in four-chip prototype RD53A modules for Phase 2 upgrade of the CMS pixel detector, NIMA, Volume 978,2020,164436,]


# Size of bPol & GBT



# VTX-Data Link



- VTX scheme: Inner 4 layers stitching, with 1 typical double-sided ladder (layer 5&6)
- Bkgrd rate @50MW @Higgs with safety factor 1.5
- Assume RSU@stitching = ladder chip = 1024\*512 matrix, then data rate for the innermost layer for a “chip” is 2Gbps, other layers according the bkgrd ratio
- Inner 2 layers needs 2 fiber chns for each row, due to the high data rate
  - possible to merge into less optical MTX interfaces
- In total 88 fibers = 6 BEE Brd = 1 Data Crate



Layer	Comment	Data Rate/chip	Chips/Row	Data rate/row	Rows	Links@10Gbps
1	Stitching	2Gbps	8	16G	2*2=4	2*4=8 ( 2 fiber chns )
2	Stitching	1.3Gbps	12	15.6G	3*2=6	2*6=12 ( 2 fiber chns )
3	Stitching	0.27Gbps	16	4.3G	4*2=8	1*8=8
4	Stitching	0.25Gbps	20	5G	5*2=10	1*10=10
5	Ladder-side0	0.16Gbps	29	4.64G	25	1*25=25
6	Ladder-side1	0.16Gbps	29	4.64G	25	1*25=25

# VTX-Power



Layer	Comment	Power/chip	Chips/Row	Power /row	Rows	Chip Power of Layers	Total Power/Layer (Chip+Link) *1.18
1	Stitching	200mW	8	1.6W	2*2=4	6.4W	(6.4+4) *1.18=12.2
2	Stitching	200mW	12	2.4W	3*2=6	14.4W	(14.4+6) *1.18=24
3	Stitching	200mW	16	3.2W	4*2=8	25.6W	(25.6+8) *1.18=39.5
4	Stitching	200mW	20	4W	5*2=10	40W	(40+10) *1.18=58.8
5	Ladder-side0	200mW	29	5.8W	25	145W	(145+25) *1.18=200
6	Ladder-side1	200mW	29	5.8W	25	145W	(145+25) *1.18=200

- For simplicity, assume the power of Unit(RSU/Chip) is the same 200mW( $40\text{mW}/\text{cm}^2 * 2.6\text{cm} * 1.6\text{cm}$ )
  - Main contribution of power: analog static power + data link, not varying with bkgrd rate
- Extra cost by using optical: fixed 1W each set
  - 0.75W for Data Interface & 0.25W for 1 Rx+4Tx VTRx
- Efficiency of BaSha DC-DC is 85% = extra efficiency cost of DC-DC 18% ( $1 \div 85\% = 118\%$ )
- Total power: 449.8W
  - 16 power channels each layer for 1~4, each chn for a semi-; 2 chn for each ladder in 5/6 layer, 50 chn in all
  - Power will be provided from both ends for long barrel
  - **66 power channels = 2 power crate**
    - Very likely to be merged due to the limited room for VTX

# ECAL – Data Link(skip)

## ECAL电缆估算

- ECAL桶部，正反梯形排布
  - 模块数量：Phi: 32, Z: 15, 共480个模块
- 每个模块：
  - 1层到28层，奇数层每层36根，偶数层晶体数目不一致
  - 正梯形晶体数量1000，反梯形晶体数量992
- 电缆估算：1根/模块
  - AWG15（线径1.45mm，电流：6.5A/7.4A）
  - AWG18（线径1.08mm，电流：3.2A/3.7A）
  - 模块功耗估计：1000\*2\*20mW = 40W
- 光纤估算：1根/模块
  - 模块数据量估算：待定
- 桶部电缆总计
  - 类型：高压，低压（正负？），光纤
  - 电缆双向走向，每端240根（平均方案）
  - 电缆双向走向，一端224根，一端256根
- 未确定电缆：刻度方案



- The overall detector design: ~480 Module (Dual-trapezium scheme), ~1000 bar/module
- Current bkgd estimation: avg. event rate 100kHz / crystal bar w/ threshold; Data width 48bit/event (current ASIC scheme)
- @Dual readout each crystal bar, total data rate:  
 $1000 * 100\text{kHz} * 48\text{bit} * 2\text{ends} = 9.6\text{Gbps}$ ,  
not possible for 1 fiber for each module, at least 2 fibers for each module
  - For max. bkgd rate@300kHz@Higgs, also needs enough room
  - For Z pole, bkgd will be much higher, also needs extra room

# HCAL-Data Link(barrel)

## HCAL电缆估算

### • HCAL桶部排布


- 总通道数: 338万
- 分区: 16
- 层数: 48
- Cell尺寸: 4\*4cm

### • 电子学板尺寸




- Z向: 60cm (15cell)
- Phi向: 24cm (6cell), 28cm (7cell), 32cm (8cell)
- FEE单板最大功耗:  $15*8*4*20mW=9.6W$
- 汇总板最大功耗:  $9.6*5=48W$

### • 桶部电缆数量

- 电缆类型: 高压, 低压 (正负?), 光纤
- 1/16 分区电缆数量:  $19*3+29*4=173$
- 总电缆数量: 一端  $173*16=2768$ , 总  $5536$
- AWG12 (线径2.05mm, 电流: 13.1A/14.9A)



- Currently, HCAL is not finalized, especially for the module design, e.g. cell size and channel number
- Data have to be aggregated at the end of barrel for each layer, also the DC-DC
- By rough estimation, the bkgrd will be low (5kHz/GS), the aggregated data rate for each layer board should not exceed 8Gbps (10Gbps for the fiber)
  - Then 1 fiber for each aggregation board is reasonable
- Fibers:
  - Aggr. board number every 1/16 sector:  $19*3+29*4=173$
  - 1 fiber per aggregation board:  $173*16*2=5536$  fibers
  - $=346$  BEE = 36 Data Crates



1~19layer 3PCBs width  
 20~48layer 4PCBs width  
 Aggr Brd for 5 PCBs along z  
 from both ends, with 1 fiber