

CEPC Silicon Tracker Detector

Qi Yan On Behalf of the CEPC Silicon Tracker Group




中國科學院為能物品加完所 Institute of High Energy Physics Chinese Academy of Sciences

Oct. 21st, 2024, CEPC Detector Ref-TDR Review

Introduction


- The CEPC tracker system includes several detectors: the Vertex Detector, Inner Silicon Tracker, Time Projection Chamber (TPC), and Outer Silicon Tracker. This presentation will focus on the Inner Silicon Tracker (ITK) and Outer Silicon Tracker (OTK).
- The ITK employs advanced sensor technologies, including HV-CMOS pixels and CMOS strips, to achieve precise position measurements for accurate particle trajectory determination.
- The Silicon Tracker measures particle's dE/dx. Additionally, the OTK incorporates the AC-LGAD semiconductor detector for precision time measurement of charged particles, significantly enhancing particle identification capabilities.



Requirements

Inner silicon tracker (ITK)

- Spatial resolution:
 - Barrel: σ_{ϕ} < 10 µm (bending), σ_z < 50 µm Endcap: σ_{ϕ} < 10 μ m (bending), σ_{r} < 100 μ m
- Material budget: <1% X₀ per layer
- Luminosity ~ 115×10^{34} cm⁻²s⁻¹ (Z-pole): A few ns timing resolution to tag 23 ns bunches R [mm] Maximum hit rate ~10⁶ Hz/cm²
- Cost effectiveness: ~20 m² area
- Outer silicon tracker (OTK) with TOF
 - Spatial resolution: σ_{ϕ} < 10 µm (bending)
 - Timing resolution: $\sigma_t < 50 \text{ ps}$
 - Cost effectiveness: ~85 m² area




The overall track momentum resolution requirement: better than 0.3% for momenta below 100 GeV/c.

Technology Survey and Our Choice for ITK

- CMOS sensor technology:
 - Cost-effective: CMOS technology is widely used in the semiconductor industry, offering a unique opportunity for development of advanced semiconductor detectors for HEP.
 - Simplified: The active detection layer and readout electronics are integrated into a single chip.
- HVCMOS pixels:
 - Large depletion depth (full depletion), large signal, and good time resolution.
 - Radiation hard.
 - Low materials.
 - Relatively large capacitance, leading to increased noise and power consumption.

CMOS strips compared with CMOS pixels:


- Lower cost and power consumption per chip.
- Simpler readout with fewer technical barriers for chip development, as there is no interference between the readout circuit and sensor due to the detection distance.
- Comparable or even better spatial resolution, and negligible track ambiguity through specific detector layout design.
- The CEPC ITK endcap is designed with strip sensors featuring a 22.5° cross angle between 2 half-layers. Advantages: Better intrinsic spatial resolution in bending direction (~3.6 µm) and improved charge resolution for PID. Disadvantages: Compared to pixel detectors, it requires twice the number of detector chips, along with a certain increase in materials budget.




R&D: CMOS Chip Development

CMOS pixels (COFFEE2): SMIC 55 nm CMOS process

Submitted in Aug 2023, received in Dec 2023





Three sections in the chip:

- 1: Passive diode arrays:
 - Including 6 different signal collection structures for studying diodes and charge sharing.
- 2. Pixel arrays with diodes and in-pixel electronics:
 - Features 6 types of diodes and 3 types of in-pixel electronics.
- 3. Pixel arrays with peripheral digital readout:
 - Used for validating readout strategies

The COFFEE2 chip test is progressing well, and the tape-out of the first CMOS strip chip (CSC1) for CEPC is scheduled for submission in 1-2 months.

HVCMOS (COFFEE2) Chip Test

So far tests have been focused on passive diode arrays

- − IV (breakdown at −70 V)
- CV (single pixel ~30-40 fF)
- Leakage current increased from 0.01 nA to ~1 nA after 10¹⁴n_{eq}/cm² radiation
- Laser response observed
- Radioactive source observed




_


Circuit test almost ready


Carrier board fabricated

Caribou system installed,

final firmware debugging








Experience in Silicon Detector Development

- The IHEP team has successfully developed several fully functional CIS process: MAPS:
 - JadePix, TaichuPix, CPV, etc.
- Major contributions to silicon detector testing, integration and operation:
 - LHCb Upstream Tracker, AMS L0 upgrade, ATLAS ITK, ATLASPix, CHESS, etc.



TaichuPix-3




LHCb UT A-side assembly

AMS L0 ladder production

OTK (+TOF): Technology Survey and Our Choice

The outer silicon tracker (OTK) uses AC-LGAD microstrip sensor:

- Spatial resolution: 10 μ m (with a strip pitch of 100 μ m)
- Time resolution: 30-50 ps




- The read-out electronics is connected to the N++ layer.
- A thin dielectric layer (Si₃N₄, SiO₂) separates the metal AC pads from the N+ layer.

1750


• Less dead area and better position resolution.

LGAD Development at IHEP



- In May 2023, CERN selected IHEP-IME in the HGTD sensor tendering process:
 - First time a domestic silicon sensor was chosen by CERN for an LHC experiment.
 - IHEP won the competition against Hamamatsu (Japan) and FBK (Italy).

AC-LGAD Performance: Time and Spatial Resolution




Summary of Sensor Parameters

	Monolithic HVCMOS pixels	Monolithic CMOS strips	Hybrid AC-LGAD strips
Pixel Size (Strip Pitch Size)	34 μm × 150 μm	20 µm	100 μm
Sensor size	2 cm × 2 cm (active area: 1.92 cm x 1.74 cm)	2.1 cm × 2.3 cm (active area: 2.05 cm x2.05 cm)	(6-9) cm × (3-5) cm
Array size (Strip number)	512 rows × 128 columns	1,024	384-512
Spatial resolution	σ _φ ~8 μm (bending), σ _z ~40 μm	σ~5 μm	σ~10 μm
Timing resolution	~3-5 ns	~3-5 ns	~50 ps
Data size per hit (1 readout)	42 bits (14b BXID, 7b+9b address, 6b TOT, 5b fine TDC, 1 polarity)	32 bits (10b BXID, 10b address, 6b TOT, other 6 bits)	40-48 bits
Data rate per sensor	Maximum ~0.1 Gbps* (pair production)	Maximum ~0.2 Gbps* (pair production)	Maximum ~0.15 Gbps* (pair production)
LV / HV	1.2 V / 150 V	1.8 V / 150 V	1.2 V / 200 V


* Maximum hit rate: ITK barrel~4.1×10⁵ Hz/cm², ITK endcap~7.5×10⁵ Hz/cm², OTK barrel~0.9×10⁴ Hz/cm², OTK endcap~3.5×10⁴ Hz/cm²

CEPC ITK Barrel Design (HVCMOS Pixels)




HVCMOS pixels for CEPC:

- Utilizes 55 nm process instead of the 180 nm used in ATLASPix3 More functionality and less power consumption
- Wafer resistivity: 1k-2k Ω·cm
- Chip size: $2 \text{ cm} \times 2 \text{ cm}$
- Array size: 512 rows × 128 columns
- Pixel size: $34 \ \mu m \times 150 \ \mu m$ (spatial resolution: $8 \ \mu m \times 40 \ \mu m$)
- Time resolution: 3-5 ns
- Power consumption: ~200 mW/cm²




CEPC ITK Endcap Design (CMOS Strips)



sectors are designed to be minimal.

Two half endcaps are rotated 22.5° relative to each other to form one complete endcap:



22.5° half endcap

The CEPC ITK barrels using pixels is considered for minimal material, while ITK endcaps using strips is optimized for high momentum measurement and particle identification (no TPC).


ITK Mechanical and Cooling Structure

Barrel Stave:		Endcap Sector: FPC: 100 µm Sensor: 150 µm Carbon fiber plane: 150 µm Titanium cooling pipe (ID:2.0 mm, OD: 2.2 mm)
FPC: 100 µm →		Graphite: 30 μm
Sensor: 150 µm→		
Carbon fiber plane: 150 µm		
Graphite: 30 µm —		
Titanium cooling pipe		
(ID:2.0 mm, OD: 2.2 mm) Graphite: 30 μm	Truss structure St	cructure frame
Carbon fiber reinforcement (RF): 100	μm	

Materials	Thickness (mm)	Radiation Length [% X ₀]
FPC	0.10	0.14
Sensor	0.15	0.18
Carbon fiber×2	0.25	0.10
Graphite×2	0.06	0.03
Others		0.05
Total		0.50

Thickness (mm)	Radiation Length [% X ₀]
0.10	0.14
0.15	0.18
0.15	0.06
0.03	0.02
	0.03
	0.43
	0.10 0.15 0.15


CEPC ITK Mechanics and Installation Design




	Sensors	Sensor area	
Barrels			
ITKB1	3,920	1.6 m ²	
ITKB2	7,840	3.1 m ²	
ITKB3	18,032	7.2 m ²	
Total	29,792	11.9 m ²	

Endcaps			
ITKE1	1,536	0.74 m ²	
ITKE2	3,136	1.51 m ²	
ITKE3	8,288	4.00 m ²	
ITKE4	7,520	3.63 m ²	
Total	20,480	9.89 m ²	

CEPC OTK Barrel Design (AC-LGAD Strips)



CEPC OTK Endcap Design (AC-LGAD Strips)



- OTK endcap consists of 14 rings, arranged into 4 groups.
- Each group contains 2-4 types of trapezoid sensors, which can be fitted to one 8" silicon wafer.
- Each group of sensors is aligned to a 1/16 sector.
- The long sensor contains 2 sets of short-strip sensors.

Maximize the use of silicon wafers and facilitate detector assembly.


A1

B3


B2

B4

CEPC OTK Endcap with Electronic Components



OTK Mechanical and Cooling Structure



The TPC outer barrel is made of a carbon fiber cylinder with stepped ramp rings used for OTK barrel support.

Barrel stave:


Sensor: 300 μm Carbon fiber plane: 300 μm Carbon fiber honeycomb: 2.4 mm Carbon fiber plane: 300 μm

> Titanium cooling pipe (CO_2) ID:1.6 mm OD: 2.0 mm


High thermal conductivity foam

Endcap layout: Carbon fiber back plate Titanium cooling plate (CO₂) Structure ring Carbon fiber plane Sensor


CEPC OTK Mechanics and Installation Design




Front-End Readout: CMOS Circuit or AC-LGAD ASIC



Strips CMOS Circuit or AC-LGAD ASIC




Silicon Tracker Common Electronics



Data transmission: common data platform

Trigger mode: triggerless

CEPC Tracker Performance from Simulation: Momentum Resolution



Our Research Team

ITK CMOS detector currently active: 16 institutes, 20 staff, 20+ postdocs & students




 OTK (+TOF) AC-LGAD currently active: 4 domestic and 2 international institutes, 12 staff, ~12 postdocs & students





Working Plan





CEPC incorporates the most advanced detector technologies while also having backup plan for construction.

With the unique opportunity provided by CEPC to advance HEP semiconductor technology in China, we are steadily progressing in the development of forefront CEPC silicon tracker detector.




Thank you for your attention!



中國科學院為能物招加完所 Institute of High Energy Physics Chinese Academy of Sciences

Oct. 21st, 2024, CEPC Detector Ref-TDR Review


CMOS Chip Development in China





Overview of pixel sensors in China for CEPC VTX

- Development of pixel sensors for CEPC VTX supported by
 - Ministry of Science and Technology of China (MOST)
 - National Natural Science Foundation of China (NSFC)
 - IHEP fund for innovation



Ref: "Status report on MAPS in China", 2021 CEPC workshop, Yunpeng Lu