


COFFEE IVCV test


Dexing Miao, Yiming Li, Zhiyu Xiang, Zijun Xu

January 11, 2024



Chip size

- Area $\sim 4 \times 3\text{mm}^2$, thickness $\sim 500\mu\text{m}$



30 3I 20 2I 10 1I 40 4I 50 5I 60 6I

$$3 \times 3 = 8(0) + 1(1)$$

1: with P stop

$60 \times 20 \mu\text{m}^2$

2: with P stop

$65 \times 25 \mu\text{m}^2$

3: with P stop

$70 \times 30 \mu\text{m}^2$

1	4
2	5
3	6

4: no P stop

$60 \times 20 \mu\text{m}^2$

5: no P stop

$65 \times 25 \mu\text{m}^2$

6: no P stop

$70 \times 30 \mu\text{m}^2$

HV

L: with P stop, $68 \times 28 \mu\text{m}^2$



R: with P stop, $58 \times 18 \mu\text{m}^2$




HV L1 L2 L3 L4 L5

HV R1 R2 R3 R4 R5


HVCMOS depletion, i.e. TSI 180nm process

- 160V gives $\sim 55\mu\text{m}$ depletion depth.
- Would not expect fully depleted for COFFEE2.





What changed

- Improved COFFEE2 test procedure than COFFEE1.
- SourceMeter(2470) is programmed to scan automatically, making test faster, more stable and more reliable.
- LCR meter open corrected in the right way. After correction, offset for 10kHz/100kHz (1MHz) $\sim 1\text{fF}$ (-50fF, acceptable).
- Consider offset, results are consistent for 10kHz \sim 1MHz.



Capacitance: sidewall & bottom?

- Ideal PN junction has $\frac{1}{C^2} \propto V_R$, $C = C_0 / \sqrt{1 + \frac{V_R}{\phi_0}}$



- **Q:** do we have sizeable sidewall effect?







$$C = C^{bot} + C^{sw} \propto \frac{C_0^{bot}}{\sqrt{\phi_0^{bot} + V_R}} + \frac{C_0^{sw}}{\sqrt{\phi_0^{sw} + V_R}}$$

Roughly, $\frac{1}{C^2} \propto p_0 + p_1 \cdot \frac{1}{V_R} + p_2 \cdot V_R \not\propto V_R$

- If correctly, the function obtained by taking any 3 points (i.e 5V, 30V, 60V) should be able to roughly describe the distribution.







Single pixel: L1 & R1 (DNW: L $\sim 12\mu\text{m}$, R $\sim 22\mu\text{m}$)

- Breakdown voltage $> 70\text{V}$, leakage $\sim 10\text{pA}$
- Before breakdown, $C_{\text{max}}(\text{L1}) \sim 210\text{fF}$, $C_{\text{max}}(\text{R1}) \sim 190\text{fF}$
- Roughly, $\frac{1}{C^2} \propto V$ for $V \in (30, 70)\text{V}$









Single pixel: L2 & R2

- Breakdown voltage $> 70\text{V}$, leakage $\sim 10\text{pA}$
- Before breakdown, $C_{\text{max}}(\text{L2}) \sim 210\text{fF}$, $C_{\text{max}}(\text{R2}) \sim 190\text{fF}$
- Roughly, $\frac{1}{C^2} \propto V$ for $V \in (30, 70)\text{V}$









Single pixel: L3 & R3

- Breakdown voltage $> 70\text{V}$, leakage $\sim 10\text{pA}$
- Before breakdown, $C_{\text{max}}(\text{L3}) \sim 210\text{fF}$, $C_{\text{max}}(\text{R3}) \sim 190\text{fF}$
- Roughly, $\frac{1}{C^2} \propto V$ for $V \in (30, 70)\text{V}$









Single pixel: L4 & R4

- Breakdown voltage $> 70\text{V}$, leakage $\sim 10\text{pA}$
- Before breakdown, $C_{\text{max}}(\text{L4}) \sim 220\text{fF}$, $C_{\text{max}}(\text{R4}) \sim 180\text{fF}$
- Roughly, $\frac{1}{C^2} \propto V$ for $V \in (30, 70)\text{V}$









Single pixel: L5 & R5

- Breakdown voltage $> 70\text{V}$, leakage $\sim 10\text{pA}$
- Before breakdown, $C_{\text{max}}(\text{L5}) \sim 220\text{fF}$, $C_{\text{max}}(\text{R5}) \sim 190\text{fF}$
- Roughly, $\frac{1}{C^2} \propto V$ for $V \in (30, 70)\text{V}$









Multi pixel: Sector1

- Breakdown voltage $> 70\text{V}$, leakage $\sim 10\text{pA}$
- Before breakdown, $C_{\text{max}}(1\text{O}) \sim 480\text{fF}$, $C_{\text{max}}(1\text{I}) \sim 240\text{fF}$
- Roughly, $\frac{1}{C^2} \propto V$ for $V \in (30, 70)\text{V}$









Multi pixel: Sector2

- Breakdown voltage $> 70\text{V}$, leakage $\sim 10\text{pA}$
- Before breakdown, $C_{\text{max}}(2\text{O}) \sim 630\text{fF}$, $C_{\text{max}}(2\text{I}) \sim 310\text{fF}$
- Roughly, $\frac{1}{C^2} \propto V$ for $V \in (30, 70)\text{V}$









Multi pixel: Sector3

- Breakdown voltage $> 70\text{V}$, leakage $\sim 10\text{pA}$
- Before breakdown, $C_{\text{max}}(3\text{O}) \sim 830\text{fF}$, $C_{\text{max}}(3\text{I}) \sim 420\text{fF}$
- Roughly, $\frac{1}{C^2} \propto V$ for $V \in (30, 70)\text{V}$









Multi pixel: Sector4

- Breakdown voltage $> 70\text{V}$, leakage $\sim 10\text{pA}$
- Before breakdown, $C_{\text{max}}(4\text{O}) \sim 480\text{fF}$, $C_{\text{max}}(4\text{I}) \sim 230\text{fF}$
- Roughly, $\frac{1}{C^2} \propto V$ for $V \in (30, 70)\text{V}$









Multi pixel: Sector5

- Breakdown voltage $> 70\text{V}$, leakage $\sim 10\text{pA}$
- Before breakdown, $C_{\text{max}}(50) \sim 620\text{fF}$, $C_{\text{max}}(51) \sim 350\text{fF}$
- Roughly, $\frac{1}{C^2} \propto V$ for $V \in (30, 70)\text{V}$







Multi pixel: Sector6

- Breakdown voltage $> 70\text{V}$, leakage $\sim 10\text{pA}$
- Before breakdown, $C_{\text{max}}(6\text{O}) \sim 770\text{fF}$, $C_{\text{max}}(6\text{I}) \sim 460\text{fF}$
- Roughly, $\frac{1}{C^2} \propto V$ for $V \in (30, 70)\text{V}$









O/I: Sharing effect

- To avoid adjacent bias, retest $C(O)$ & $C(I)$ under I&O common 0V.
- $C(O)/C(I)$ decreased $\sim 100/60\text{fF}$ (no matter with V_R) after common 0V. Limited sharing effect, up to 15%.



O/I: Slope

- If offset 0, ideal diode in N parallel, for any reverse voltage, $C(N) = N \times C(1)$
- For offset non-0, proportional relationship would be broken for C but still keep true for CV curve slope. **Slope doesn't lie :)**
 - Comes from pixel gap, DNW or circuit line length?









O/I: Offset

- Slope implies offset non-0. Assuming offset universally for O&I at any V_R , we should have:





$$\frac{C(O) - \text{Offset}}{C(I) - \text{Offset}} = 8 \implies \text{Offset} = \frac{8 \cdot C(I) - C(O)}{7}$$

- Same level in row ($1 \leftrightarrow 4, 2 \leftrightarrow 5, 3 \leftrightarrow 6$), increasing in column (pixel gap $20/15/10\mu\text{m}$, **correlated to the offset value!**).







Offset 0: Sector1

- Improved but lower band (1 ~ 15V) still nonlinear.







Offset 0: Sector2

- Improved but lower band ($1 \sim 15\text{V}$) still nonlinear.







Offset 0: Sector3

- Improved but lower band ($1 \sim 15\text{V}$) still nonlinear.







Offset 0: Sector4

- Improved but lower band ($1 \sim 15\text{V}$) still nonlinear.







Offset 0: Sector5

- Improved but lower band (1 ~ 15V) still nonlinear.







Offset 0: Sector6

- Improved but lower band (1 ~ 15V) still nonlinear.







Offset 0: L1&R1

- Artificial offset 170fF(150fF) for L(R) .







Offset 0: L2&R2

- Artificial offset 170fF(150fF) for L(R) .







Offset 0: L3&R3

- Artificial offset 170fF(150fF) for L(R) .







Offset 0: L4&R4

- Artificial offset 170fF(150fF) for L(R) .





Offset 0: L5&R5

- Artificial offset 170fF(150fF) for L(R) .









After offset 0, C vs.s Area

- Pixel size ratio for $S2(5)/S1(4)=1.35$, $S3(6)/S1(4)=1.75$.
- Ideally, after offset 0, $C \propto \text{Area}$. Roughly OK for Sector 1/2/3.
- Seems P stop works.



Offset not correlated with route wire

- For COFFEE1, same route wires for Sector 01/02/03/07/09.
- Offset values should not only comes from route wire.



Conclusion

General:

- Promising COFFEE2: Breakdown voltage $> 70\text{V}$, leakage $\sim 10\text{pA}$, and seems all pixels not fully depleted.
- For single pixel in L&R, $C \sim 200\text{fF}$, and $C(\text{L}) \sim C(\text{R}) \times 110\%$.
- For multi-pixels, $C(\text{O}) \sim C(\text{I}) \times 200\%$, except for Sector5&6.



Additional:

- Roughly, $\frac{1}{C^2} \propto p_0 - p_1/V_R + p_2 \cdot V_R$, probably sizeable sidewall effect.
- C positively correlated with area. Sharing effect is limited.
- The slope of the CV curve imply parallel's proportional relationship.



Next:

- Test more chips, also would retest COFFEE1 in case of previous open correction may wrong.
- Try test COFFEE2 with laser since obvious light current seen.
 - Special test board design ongoing.



Backup: IVCV - COFFEE2 chip 2, L1





Backup: IVCV - COFFEE2 chip 2, L2





Backup: IVCV - COFFEE2 chip 2, L3





Backup: IVCV - COFFEE2 chip 2, L4





Backup: IVCV - COFFEE2 chip 2, L5





Backup: IVCV - COFFEE2 chip 2, R1





Backup: IVCV - COFFEE2 chip 2, R2





Backup: IVCV - COFFEE2 chip 2, R3





Backup: IVCV - COFFEE2 chip 2, R4





Backup: IVCV - COFFEE2 chip 2, R5





Backup: IVCV - COFFEE2 chip 2, 10





Backup: IVCV - COFFEE2 chip 2, 1l





Backup: IVCV - COFFEE2 chip 2, 20





Backup: IVCV - COFFEE2 chip 2, 2l





Backup: IVCV - COFFEE2 chip 2, 30





Backup: IVCV - COFFEE2 chip 2, 3I





Backup: IVCV - COFFEE2 chip 2, 40





Backup: IVCV - COFFEE2 chip 2, 4I





Backup: IVCV - COFFEE2 chip 2, 50





Backup: IVCV - COFFEE2 chip 2, 5I



Backup: IVCV - COFFEE2 chip 2, 60



Backup: IVCV - COFFEE2 chip 2, 6I



Backup: test Feq.

100kHz fluctuates more, need redo open correction. Before & After:

