

基于 FPGA 的时间数字转换标准化模块设计

Friday, 6 January 2012 11:20 (25 minutes)

Presenter: FAN, Huanhuan (USTC)

Session Classification: Session 6