



Development of Silicon Interposer

(An Ultra-Low-Radioactivity Solution for the SiPM Photo-detector)



Gaosong Li¹ for Guofu Cao¹, Que Lin¹, Hanwen Wang¹,
Haibo Yang²


1. Institute of High Energy Physics

2. Institute of Microelectronics

LIDINE 2025, Hongkong

- ❄ The noble liquid detector is quite powerful for dark matter and $0\nu\beta\beta$ searches
- ❄ It is a must to build a detector with ultra-low radioactivity background
- ❄ Interposer development is driven by the requirements of the nEXO experiment
 - Building an ultra-low radioactivity background photodetector with $\sim 4.6 \text{ m}^2$ VUV sensitive SiPMs
- ❄ Two technical approaches
 - Silicon-based interposer (IHEP/IME, Sherbrooke-TRIUMF-IZM)
 - Quartz-based interposer (BNL)





❄ Using SiPMs as photosensor

- Low background SiPMs available

❄ Using ASIC chips for readout

- high level of integration
- Low background achievable

❄ Interposer with good purity (challenging)

- Supporting SiPMs → enough mechanical strength (thickness)
- Connecting SiPMs and ASIC → multiple RDLs with vias
- Low temperature → good CTE matching with SiPMs

❄ Requirements from nEXO

- Resistance (traces + TSVs) $< 2 \Omega$ → reduce input impedance
- Insulation among channels $> 1 \text{ T}\Omega$ → good SPE resolution
- Thickness $> 300 \text{ }\mu\text{m}$ → enough mechanical strength
- Size: $10 \text{ cm} \times 10 \text{ cm}$ → easier assembly and less material
- Number of RDLs ≥ 3 → good shielding

❄ It is quite challenging to make large silicon interposer with TSVs





- 2017, IHEP/IME starts to develop silicon interposer
- 2018, Sherbrooke + IZM starts to work on silicon interposer
- A few years later, BNL focuses on quartz-based interposer

❄ The 1st silicon interposer was made in 2018


- Size: 10 cm x 10 cm, thickness: 320 μm
- 3 RDLs connected with TSVs
- Number of channels: 64

❄ Two major issues:

- Large trace resistance: 14~30 Ω
- Poor insulation: tens of $\text{M}\Omega$



- ❄ The same size with the prototype
- ❄ **Trace design was optimized, which reduces the resistance $< 2 \Omega$**
- ❄ Better insulation performance due to improved manufacturing technique
 - Tens of $M\Omega \rightarrow$ better than $100 G\Omega$
- ❄ **Very promising radiopurity!!!**
 - **$< 1\text{-}2$ ppt (both ^{238}U and ^{232}Th) measured by our PNNL collaborators**
- ❄ The first SPE signals from SiPMs mounted on one selected channel



IEEE TNS 70 (2), 129-138 2023










TABLE II
INSULATION RESISTANCES OF DIFFERENT BLOCKS ON THE INTERPOSER.

Block ID	R (GΩ)	Block ID	R (GΩ)
1	861	9	2500
2	125	10	475
3	644	11	1670
4	965	12	2260
5	161	13	482
6	924	14	647
7	26500	15	35900
8	537	16	548


- ❄ It was designed to mount SiPMs manufactured by FBK
 - 11 channels with 3p2s SiPM configuration
- ❄ The trace design keeps same with that in Run-I, **trace $R < 2\ \Omega$**
- ❄ **$> 1\ \text{T}\Omega$ insulation performance achieved on the overall interposer**
- ❄ FBK SiPMs fully assembled on the interposer
 - No mechanical issues during a few temperature cycling (up to $0.4\ ^\circ\text{C}/\text{min}$)




M1



M2





TSV







M3



- ❄ All channels work well at room temperature, but hard to see SPE signals at low temperatures
 - The working voltage range is significantly reduced for FBK SiPMs
- ❄ Mounting HPK SiPMs on the interposer through an adapter board
 - VUV4 SiPMs, two arrays in one channel
- ❄ A custom made pre-amplifier board used to readout SiPMs and digitized by DT5751 from CAEN
- ❄ All tests were performed in a cryogenic chamber which can control the temperature from room temperature to LXe temperature



- ❄ **All channels work normally at 4 different temperatures**
 - **-20 °C, -60 °C, -100 °C and -120 °C**
- ❄ **The clear SPE signals can be observed for all channels at low temperatures**
- ❄ **The SNR and SPE resolution are presented as a function of the bias voltage**
- ❄ **A fully successful demonstration of a silicon interposer-based photodetector module was achieved!**



- ❄ The size was adjusted to nEXO's final design, 123.8 mm × 82.6 mm
- ❄ Designed for mounting HPK SiPMs
- ❄ The same manufacture process with Run-II
- ❄ **Good insulation performance ($> 1 \text{ T}\Omega$) and low trace resistance ($< 2 \text{ }\Omega$)**
- ❄ Waiting for mounting HPK SiPMs and testing
- ❄ This will be the last run of interposer manufacture during the R&D phase



- ❄ **Building an ultra-low background photodetector is a must for many rare events search projects**
 - **Developing interposer is a key and quite challenging**
- ❄ **The manufacture process and technique have been established for making a large size silicon-based interposer with ultra-low background**
- ❄ **The performance of the silicon interposer integrated with SiPMs looks quite promising**
- ❄ **We hope this technique can be used in the coming low background projects soon**
- ❄ **Welcome for discussions**