

FPGA-based front end electronics for AC-LGAD detector

Jinli Yan(金丽燕)¹, Xiaohan Sun(孙小涵)¹, Xiang Li(李响)¹, Bo Wang(王博)¹, Mei Zhao(赵梅)², Zhijun Liang(梁志均)², Yunyun Fan(樊云云)², Kun Hu (胡坤)¹


1. Shandong University (山东大学) ;

2. The Institute of High Energy Physics of the Chinese Academy of Sciences
(中国科学院高能物理研究所)



山东大学







HGTD project in ATLAS phase-II upgrade

LGAD Advantages:

1. Large S/N;
2. Thin PN junction;
3. Good irradiation hardness
4. Fast rise time (~ 500 ps);
5. Modest gain (~ 50);


低增益雪崩硅传感器
P+ gain layer on top of PIN diode




Improved LGAD design

DC-LGAD: large insensitive region

AC-LGAD: Capacitive coupled technology to decrease the insensitive region.




Characteristics of AC-LGAD signal





Characteristics of AC-LGAD output signal

1. Short pulse (~ 2 ns);
2. Fast rise time (~ 500 ps);
3. Small amplitude (< 10 mV);




Characteristics of Front End Electronics (FEE)


1. Fast response
2. High bandwidth of amplification circuit
3. Large gain



(a)



(b)



(c)

Transimpedance Amplifier (**TIA**): $V_{out} = I_{in} * R$; → (HGTD-Altiroc);
Voltage Amplifier (**VA**): $V_{out} = (1 + R_2/R_1) V_{in}$;
Wideband Radio-Frequency Amplifier (**RF**): fixed gain.

PGA-103+ : BandWidth 4GHz, rise time 600ps-800ps;


BGA420 : BandWidth 3GHz, rise time 500-600ps;

BGA427 : BandWidth 3GHz, rise time **400-500ps**;

PHA-23LN+ : BandWidth 2GHz, rise time 600ps;

ADL 5536 : BandWidth 1GHz, rise time 700ps-900ps;


MAR-6+/ADL5545 : BandWidth 6GHz, rise time **550ps**, pulse width<2ns.




Experimental setup in IHEP.



More than 100 mV after two-stage RF Amp.





LGAD detector & adapter board




LGAD front-end electronics (FEE)

PC


Adapter board



LGAD detector & adapter board




One-stage or two-stage amplifier





FPGA-TDC (Tapped Delay Line,)

1. Coarse time: 16-bit counter;
2. Fine time: Time delay line is implemented CARRY8 primitive.



The resolution of FPGA-based Tapped Delay Line (TDL) TDC in Kintex Ultrascale family is ~6 ps .




~16 ps

2-ch test system to validate the time resolution measurement:

1. RF: ADL5545->6 GHz with integrated bias control circuit;
2. Ultrafast comparator: ADCMP572 with differential output;
3. Time-to-Digital Converter (TDC): KCU116 Dev-> Tapped delay line (TDL) technology in the FPGA.

Due to analog electronics, the time resolution of one-ch TDC decrease to ~11 ps.

16-ch FEE prototype




16-ch front-end board

KCU116 dev



16-ch front-end board :

1. RF: ADL5545->6 GHz with integrated bias control circuit
2. Comparator: ADCMP572 with differential output;


KCU116 dev : TOT & TOA measurement




Detector Test



AC-LGAD signal after three-stage amplifiers
(~900mV), pulse width ~3 ns




~40 ps at threshold of 145mV




Detector Test



Rise time $\sim 750\text{ps}$



Resolution vs Threshold



Summary



1. 16-ch FEE was implemented. Some works are ongoing:

- Improve the measurement precision of the TOA;
- Add the TOT measurement;
- Try other types of amps with high BW.

2. Preliminary test results of AC-LGAD detector shows a good time resolution ($\sim 40/\sqrt{2}$ for one channel), it could be improved after the TOT calibration in the future.

Thanks for your listening!