



RFSoc-Base LLRF Development for CSNS-II LINAC

Zhexin Xie, CSNS LINAC RF GROUP

2025 MicroTCA/ATCA International Workshop for Large

Scientific Facility Control


Chongqing

CSNS-II Overview

- Construction Time: 2023.12 ~ 2029.3
- A SRF section is to be added to increase energy from 80 to 300MeV.



Linac Energy: 80MeV → 300MeV




Target Power: 100 → 500kW

More Spectrometers

Layout of CSNS



CSNS	Phase I	Phase II
Beam power on target(kW)	100	500
Linac energy (MeV)	80	300
Extraction beam energy (GeV)	1.6	1.6
Average beam current (μA)	62.5	312.5
Linac Peak beam Current(mA)	15	40
Repetition(Hz)	25	25
Linac Beam Len(μs)	500	~500

SRF Section Accelerator




➤ SRF cavity is processing and testing.

Items	SPOKE	SPOKE (Improved)	ELLIPTICAL
Freq(MHz)	324	324	648
Gradient(Mv/m)	7.3	9	14
Length(m)	0.694	0.694	0.86
R/Q (Ω)	410	401	309
QL	2.3e5	2.3e5	9.6e5
LFD Hz/(MV/m) ²	-10.7	-4.56	-1.5
LFD@ Max Gradient	530	369	250
f _{3db}	1408	1408	674
df/dp(Hz/mbar)	0.773	38	6.3



324MHz Double-Spoke Cavity X 20




648MHz Elliptical Cavity X 24


Some projects



Some projects completed or are currently underway ,most used mTCA



324MHz coupler aging



648MHz debuncher
LLRF



648MHz Klytron LLRF



C-Band Klytron




Spoke Horizontal Test


Spoke Horizontal Test /2023 mtca




□ Amp and ph stability is : $\pm 0.1\%$, $\pm 0.1^\circ$ 。



mTCA板卡




Amp/Ph stability : $\pm 0.1\%$, $\pm 0.1^\circ$





RFSoc(RF System on Chip)

- Low latency, high speed,
- high integration, few components, easy to maintain
- The main clock frequency can reaches over 300MHz



8*RFADC, 8*RFDAC, 6GHz sample rate, 4-core ARM, abundant FPGA resources

CSNS-I LLRF



3.5cmx3.5cm

RFSoc Military applications




RFSoc is widely used in military applications

RFSoc for Radar and Electronic Warfare

RFSOC Technology – What's the big deal?

High IF Superheterodyne Receiver to a Direct RF-Sampling Receiver



All-Programmable, all connected

The Zynq UltraScale+ RFSoc from Xilinx eliminates the limitations of antennae bandwidth and the need for cumbersome external devices altogether by connecting data from the RF signal chain to FPGA accelerated hardware and software logic.

It enables direct conversion RF data without an intermediary.

As one of the first design houses in the world with access to this technology, DornerWorks can help you integrate that capability into your own system.

RFSoc technology is ideal for:

- 5G baseband wireless communications
- Millimeter wave mobile backhaul
- Cable Remote-PHY
- Milcom / airborne radio
- High performance RF applications requiring minimal ramp-up time and strict security

Innovation potential of the RFSoc

The Zynq UltraScale+ RFSoc has tremendous potential for applications in aerospace and the military, as well as consumer-focused wireless networks.

It leverages FPGA programmable logic to enable powerful and portable, low power RF signal processing. DornerWorks engineers are already experimenting with tools like Matlab, Simulink, and C/C++ to create HDL and VHDL models.

RFSoc design capabilities

- Programmable sine generator
 - 6 Gs/s to DAC
- Mix
- Capture 500 ms/s raw data
- Port VxWorks 7 to RFSoc
- ADC data to Digital Signal Processing
 - FIR filter
 - 2D FFT



RFSoc Used in superconducting quantum computers

ICARUS-Q: A scalable radio-frequency system-on-a-chip based control system for superconducting quantum computers

Kun Hee Park,¹ Yung Szen Yap,^{2,1,*} Yuanzheng Paul Tan,^{3,1} Christoph Hufnagel,¹ Long Hoang Nguyen,³ Karn Hwa Lau,⁴ Patrick Bore,¹ Stavros Efthymiou,⁵ Stefano Carrazza,^{6,7,5} Rangga P. Budoyo,¹ and Rainer Dumke^{1,3,†}

¹Centre for Quantum Technologies, National University of Singapore, 3 Science Drive 2, Singapore 117543, Singapore

²Faculty of Science and Centre for Sustainable Nanomaterials (CSNano),
Universiti Teknologi Malaysia, 81310 UTM Johor Bahru, Johor, Malaysia

³Division of Physics and Applied Physics, School of Physical and Mathematical Sciences,
Nanyang Technological University, 21 Nanyang Link, Singapore 637371, Singapore


⁴Advinno Technologies Pte. Ltd., 22, Sin Ming Lane, #05-75 Midview City 573969, Singapore

⁵Quantum Research Centre, Technology Innovation Institute, Accelerator 2 building,
on Plot M12, PO Box 9639, Masdar City, Abu Dhabi, UAE

⁶TIF Lab, Dipartimento di Fisica, Università degli Studi di Milano
and INFN Sezione di Milano, via Celoria 16, 20133, Milan, Italy

⁷Theoretical Physics Department, CERN, Esplanade des Particules 1, 1211 Meyrin, Switzerland

We present a control and measurement setup for superconducting qubits based on Xilinx 16-channel radio frequency system on chip (RFSoc) device. The proposed setup consists of four parts: multiple RFSoc boards, a setup to synchronise every digital to analog converter (DAC), and analog to digital converter (ADC) channel across multiple boards, a low-noise direct current (DC) supply for tuning the qubit frequency and cloud access for remotely performing experiments. We also design the setup to be free of physical mixers. The RFSoc boards directly generate microwave pulses using sixteen DAC channels up to the third Nyquist zone which are directly sampled by its eight ADC channels between the fifth and the ninth zones.





RF System-on-Chip use in the CERN Beam Instrumentation group

Andrea Boccardi, [slides from Irene Degl'Innocenti's presentation to the CERN 3rd SoC workshop](#) – CERN SY-BI-BP

TWEPP 2023 - FPGA user group

Conclusions...

I would like to say “none really: this was meant this user group, and maybe a collaboration?”



But looks weird a presentation without conclusions, so:

- RF-SoC is a very promising technology
- The RF-SoC will be the core of the HL-LHC IR BPM system
 - It is estimated that for this relatively complex system we will not go beyond 50% of the available resources in the FPGA logic
- There are many resources online to get up to speed with designing for RF-SoC, still is a quite complex flow

RFSoc based mTCA


All SoC developments of the

Boards are all based on DMMC-STAMP



- FPGA resources are about twice that of conventional FPGA chips

逻辑资源对比




注：DSP资源需要除以100才是真实值


RFSoc ADC+DAC LOOPBACK latency



AFE+ADC+interface latency



RFSoc - 128 ns for ADC + DAC loopback:



- ✓ about 200ns for loopback
- ✓ Normal cir delay maybe about 1us

Comparison with 8300 board specifications



- Due to the wide sampling range of RF ADC and the need to cover the entire Nyquist sampling noise in SNR, it is not suitable for comparison. Generally, NSD (Noise Spectral Density) is used for comparison.

Board and signal		SNR(dBc)	SFDR(dBc)	NSD(dBFS/Hz)
SIS8300	ADC-20MHz	76	86	-154
	DAC-20MHz	74	64	-152
RF SOC	ADC-240MHz	59	86	-152
	ADC-900MHz	58	79	-151
	DAC-900MHz	-	81	-

$$SNR_{(dB)} = 10 \log_{10} \left(\frac{P_{\text{fundamental signal}}}{P_{\text{noise (over Nyquist BW)}}} \right)$$




$$NSD_{(dBFS/Hz)} = - SNR_{\text{measured}(dBFS)} - 10 \log_{10} \left(\frac{f_s}{2} \right)_{(Hz)}$$

RFSoc and KU board
NSD are close



ADC/DAC Loop Test

➤ Test conditions:

- The center frequency is 500MHz.
- The amplitude and phase are less than $\pm 0.16\%$ and $\pm 0.1^\circ$, respectively.
- Meet the requirements of Phase II



RFSoc Short pulse sampling




Short pulse are widely using in S/C BAND RF power source. Some may less than 50ns.

光源调幅腔链功率源

功率输入


球形腔内部尺寸:

系统外部尺寸估算:




Second compress, 50ns

Horizontal Test using RFSOC/2025-8



Self-excite LOOP test



AMP/PH CLOSE LOOP TEST

- Studies on the performance metrics and applications of RFSoC have been carried out.
- Successful horizontal testing of superconducting cavities has been realized.
- More research will be conducted in the future, long-term stability, etc.

Thank you!