# Status of HGTD Peripheral Electronics Board

Ligang Xia, Jie Zhang, Lei Zhang on behalf of the HGTD Electronics Team June 7th, 2025



## Overview of HGTD readout electronics

- On-detector Electronics
  - Front-end modules
  - Flex tail cables
  - Peripheral Electronics Boards (PEB)
- Off-detector
  - Data Acquisition System (DAQ)
  - Low Voltage (LV)/High Voltage (HV) system
  - Luminosity System
  - Timing, Trigger and Control (TTC)
  - Detector Control System (DCS)
  - Interlock system



- Control, monitoring & data aggregation and transmission
- Power-supply distribution: LV & HV
- Thermistor connection between the front-end modules and the interlock system





### HGTD electronics architecture

## Peripheral Electronics Board

### Six types of PEB (front and back side)

- Board 1F, 2F, 1B and 2B can be used both on front and back
- According to the optimization of mirror structure for module layout





One quadrant of the HGTD front and back side

## PEB R&D overview: from simple to difficult

- Modular PEB: assemble of test boards for all individual key components
  - Front-end module (ALTIROC), MUX64, bPOL12V, lpGBT and VTRx+
  - Standalone board to verify functionality and performance separately
- PEB 1F (2 versions): most complex PCB in 6 types of PEB, 22-layer PCB

Site	CERN	IHEP	NJU	Nikhef/Radboud	КТН	Clermont
Modular PEB	-	-	1	1	1	1
PEB 1F	3	1	1	-	-	-
Tasks	Demonstrator, Beam test, & System integration	QA/QC, Reliability test	Training	TDAQ	Lumi.	Timing



## PEB R&D overview: **IF board** from difficult to simple

### Total thickness: 9.7 mm

- Shielding case: 5.0 mm
- PCB: 2.5 mm
- Spacer: 2.0 mm
- Others: 0.1~0.2 mm

### 55 FPC connectors

 Center to center distance: 6.5 mm

### 52 bPOL12v power blocks

- Size: 24 mm x 14.5 mm
- Height above : 5 mm
- Height under: 2 mm

Through hole

- High speed
  - low loss multi-layer material and Impedance control
  - Halogen free: EM-890 or IT-170/988 or TU-883A
  - Symbols and nets:
    - 3386 components, 12996 connections
  - 22 layers, includes:
    - 8 layers for signals, 2 layer for HV and HV return ground
    - 4 layers for ground, 8 layers for power
  - High Density Interconnector: Micro via
  - VIPPO/POFV: Via-in-Pad Plated Over PCB





Other boards: derived from this board, sharing library files, stackup, and design specifications

**Buried** via

## PEB 1F-Prototype Fabrication & Pre-qualification

### Qualified vendor chosen for the PCB fabrication and assembly

 4 companies for PEB 1F prototype fabrication



Vendor	2022 annual revenue in China (*)	PCB Material	Fabrication time	Comment	Assembly	
		17.470		Failed to merge the sandwich	1 group	Finished at Nov. 29 <sup>th</sup> , 2023
8.2-D	In top20	IT-170	54 days	The second batch is OK	-	-
0.2.0	Failed in the first batch		Failed in the first batch;	1 group	Finished at Dec. 21 <sup>st</sup> , 2023	
8.2-L	In top100	EM-890K 89 days The second batch is OK	The second batch is OK	-	-	
					1 group	Finished at Jan. 2 <sup>nd</sup> , 2024
8.2-B In top5	In top5	op5 EM-890K	<mark>39 days</mark>	fabrication time	Full assembly	2 pcs finished at Jan. 15 <sup>th</sup> , 2024 One sent to CERN at Jan. 22 <sup>th</sup> , 2024 Another sent to CERN at May. 6 <sup>th</sup> , 2025
о <b>р</b> г	Taiwan		20 days	High quality, very fast, but	1 group	Finished at Dec. 27 <sup>th</sup> , 2023
8.2-E I	laiwan	10-883A		need custom clarence	-	-

## Eye Diagram: High speed test

- Setup for 10.24 Gbps
  - FELIX to provide down link data for lpGBT clock recovery
  - UPL to configure the pre-emphasis parameters of IpGBT





- Result
  - Eye height: 8.2-B, 8.2-C are better than 8.2-D, 8.2-E
  - Eye width: 8.2-B > 8.2-C > 8.2-E > 8.2-D
  - Consistent with the expectation based on the materials used by each vendor
- 8.2-B chosen as the qualified vendor
  - One of the "official" vendors for CERN
  - Also the vendor for JUNO, HEPS and COMET experiments







## PEB 1F-test Matrix

### Details summarized in NJU student Zhenwu Ge's PhD thesis: "<u>Evaluation of the PEB 1F.pdf</u>"

ltems		Full assembly 8.2-B At IHEP	Full assembly 8.2-B At CERN	Documents		
	Power on/off, voltage check		Done	Done	BPol12V output values meet expectations (details in page 3)	
	HV check		Done	Done	HV leakage current test, < 5 nA@1100 V	
	Communicati	lpGBT & modules	Done	Done	Up/Down link bit error rate < 10 <sup>-12</sup> Multi modules/emulaters BERT test with PEB 1F	
	on test	lpGBT & FELIX	Done	Done		
PEB self-testing		MUX64 and ADC	Done	Done		
PED sen-testing	TDR (Time Domain Reflectometry)		Done		<u>Compare the products of four companies through TDR testing</u> . All meet the requirements. Choose the best one for pre-production	
	Clock jitter and skew test		Done	Done	Totaljitter < 10 ps (including FELIX, PEB, flex-tails and module flex), Clk and fastcmd skew < 0.5 ns for 320 MHz clock, < 0.7 ns for 640 MHz clock, satisfying ALTIROC specification Clk jitter and skew measurements for PEB 1F, Multi modules/emulaters BERT test with PEB 1F, Use PNA(Phase noise analyzer from Keysight) to measure jitter from frequency domain	
	Eye-Diagram test for optical links		Done	Done	Bit error rate < 10 <sup>-12</sup> , PEB 1F eye diagram test for 10Gbps	
Operating	Full power test with thermal emulators and flex tails		Done	In progress with 54 modules	Support up to 250W, from <u>PEB Thermal Cycle Status</u>	
condition test	Performance test at low temperature		-	In progress	Measurements at Demonstrator, conduct performance evaluations for some of the modules.	
	With front-end modules	Front-end module config	Done	Done	Multi-module config via I2C buses	
		ALTIRO C2	Done	Done	Testing with PEB 1F	
Joint test		ALTIRO C3	Done	Done	1.28Gbps readout with ALTIROC3 modules and PEB/FELIX in demonstrator	
		ALTIRO C-A	Done	In progress	Scripts development for AltirocA module test on PEB + FELIX, but need to adjust power output	
	And with HV	Noise analysis	Done	Done	Combined test at CERN	
Calibration	DSC Monitoring measurement		-	Done	All temperature data have been read out	
Calibration	TDC Calibration		Done	In progress	Altiroc3 TDC calibration update, Scripts based on ALTIROC-A is currently being migrated.	
Reliability test	High Temperature Operating Life (HTOL)		Done	-		
	Temperature Cycling (TC)		Done	-	-40°C to 70°C, 96 thermal cycles passed, from PEB Thermal Cycle Status	

## Design for all shapes



- Designs file managed by version control tool (<u>GitLab</u>)
  - Facilitate collaborative design and prevent design bugs
- Dimensions for all boards
  - Determined and confirmed by HGTD mechanical group
- Three sites started to design other shapes
  - **IHEP**: 1B/2F/2B; **NJU**: 1F/3F; **MASCIR**: 3B;
- Manpower status

	Senior engineer	Technician	Postdoc	Student
IHEP	1√	1√	-	2 √
NJU	1 √	-	1 V	2 √
Morocco	1 V	-	-	-



## MUX64 chips: 64-to-1 analog multiplexer ASIC



- NJU: ~ 2000 pcs packaging and QA/QC
  - Designed by SMU, taped out with ALTIROC



### **Monitoring front-end modules**

- Power supply voltages
  - Vdda, Vddd, range: 800-850 mV
  - Gnd, range: 0 to 50mV
- ALTIROC ASICs analog outputs
  - Temperature, range: 380 820 mV
  - Preamplifier bias voltage, range: 650 -950 mV



## MUX64 Production Flow





11

## MUX64 in HGTD database

- Test results of 1807 MUX have been uploaded
- Each chip has 65 attributes:
  - Max resistance of 64 channels :ch0\_ohm\_max ... ch63\_ohm\_max.
  - **Inspection** :class one, class two ... class five (one = best, five = worst).





## Schedule

NJU Finished MUX64 massproduction and QA/QC

All testing data uploaded to **HGTD-DB** 

**Before pre-production** 

One guadrant with 6 shapes Three sites design the PEBs in parallel **IHEP, NJU, Morocco group** 

FDR on May 16th 2025, conditionally passed with follow-up actions.

### **Pre-production**

PCB fabrication and assembly by IHEP (50%) & NJU (50%)

### Detailed purchasing information was added to the Schedule

Components are managed and tracked by version control tool (GitLab)



PRR meeting

## Summary

- PEB prototype finished, no major issue found
  - Finished vendor qualification
- Provide technical support in full demonstrator
  - Feedbacks from full demonstrator is important to validate the hardware
- Moving towards to pre-production





# THANKS TO YOUR ATTENTION





## Papers (2024-2025)

### **Papers**

- 1. Ge, Z., et al. (2024). "Evaluation of the prototype Peripheral Electronics Board for the High Granularity Timing Detector." Journal of Instrumentation 19(12): C12012.
- 2. Ge, Z., et al. (2024). "An FPGA-based front-end module emulator for the High Granularity Timing Detector." Journal of Instrumentation 19(03): C03055.
- 3. Zhai, M., et al. (2024). "HGTD DC/DC converter in low temperature and magnetic field operation." Journal of Instrumentation 19(02): C02006.
- 4. Wang, C., et al. (2024). "Radiation tolerance of the MUX64 for the High Granularity Timing Detector of ATLAS." Journal of Instrumentation 19(03): C03044.



## On-detector Readout Electronics – Scope





## IpGBT v1 issues and HGTD-IpGBT status & plan

- Two separate issues, that may affect correct operation of a fraction of systems, have been discovered in 2024:
  - Stuck at power-up
    - Small fraction of chips may be completely unresponsive after power-up in some conditions, no communication possible, external reset is ineffective
    - Power cycle might restore functionality, but success of this is not guaranteed
  - Equalizer attenuation
    - Small fraction of IpGBT chips paired with VTRx+ modules may show correctable or non-correctable downlink data errors
    - Impacts systems even when equalizer functionality is not explicitly used
- HGTD have used 24 chips for prototype, the two problems mentioned here have **not** been found.
  - The sample of statistics is too small.
  - Usage details:
    - Power by bpol12v (12V->1.25V), rising time is 200 us, shared by two or three lpGBTs and VTRx+.
    - Power by bpol12v (12V->2.55V), rising time is 200 us, VTRx+.
    - One lpGBT acts as master (10 Gbps, FEC5, Transceiver, recovered clock from the data stream, boot from ROM), one or two lpGBTs acts as slave (10 Gbps, FEC5, Simplex TX, external 40 MHz reference clock from master, boot from ROM)
    - Operate at -35°C  $\pm$  5°C (CO<sub>2</sub> cooling)



### New HGTD-lpGBT plan

- Use the IpGBTv2 for pre-production (125 chips, middle 2025)
  - To avoid re-packaging, 184 IpGBTv2 (in one tray) have be picked up by Stefan on March 7, 2025
- Use the IpGBTv2 for mass-production (1988 chips, early 2026)

## PEB 1F - routing

### • Layer routing according to function







ATLAS

## PEB 1F modifications/Feedbacks

### Feedbacks from PEB 1F

In red: New from last mini-week (Feb. 6<sup>th</sup> 2024)

- Schematics:
  - 1. Modules' NTC should be pull-up by the 1.25V for IpGBT
  - 2. Add 100pF for VTRx+ I2C SCL
  - 3. Change the power of VTRx+ to 2.55V
  - 4. Module digital power first, then analog power
  - 5. Use 0.1% resistor for bPOL
- PCB:
  - 1. Move the capacitors of bPOL input and output more far away
  - 2. Modify the pastemask of the bPOL shielding cage, remove the clip



- The soldering and height of the clamp/clip for the fixture of the copper shielding cage takes about 0.2~0.3 mm. The clamp/clip will be removed in the final version.
- We will soldering the shielding cage directly on PCB in the final version.
- The reason we use the clamp/clip in the prototype is convenient for maintenance and repair.
- 3. Add copper thieving
  - Ref: https://resources.pcb.cadence.com/blog/2023-copper-thieving-improves-etch-and-plate-results
- 4. Increase the diameter of the hole for the nut of the VTRx+ heat sink
- 5. Swap the LV connector and interlock connector for 1B, 2B, 3B



### Work Responsibilities:

8.2.2	Peripheral Electronics Board	
8.2.2.1	Peripheral Electronics Board PCB	Beijing IHEP, Nanjing
	Design	Casablanca, Kenitra, MAScIR, Oujda, Rabat, Nikhef, Beijing IHEP, Nanjing
	Production	Beijing IHEP, Nanjing
8.2.2.2	HV and LV connectors	Sao Paulo
8.2.2.3	Flex tail connectors	Sao Paulo
8.2.2.4	IpGBT	CERN
8.2.2.5	VTRX+ optical transceivers	Casablanca, Kenitra, MAScIR, Oujda, Rabat, Nikhef, Nijmegen, Stockholm KTH
8.2.2.6	Monitor MUX	Beijing IHEP, Nanjing
8.2.2.7	DC/DC converters	CERN
8.2.2.8	Reliability test	Beijing IHEP, Nanjing

- PCB design and the components procurement
  - Casablanca, Kenitra, MAScIR, Oujda, Rabat, Nikhef, Beijing IHEP, Nanjing
- PCB production and quality assurance and quality control (QA/QC)
  - IHEP + NJU



### WBS 8.2.2: Peripheral Electronics Board – Technical Progress and Status

- Module layout adjustment to reduce PEB types from 10 to 6
  - 1F, 2F, 2B and 1B are re-used at both side
  - Reduce the risk of the new design
    - The PCB placement and routing of 1F and 1B, 2F and 2B, have something in common, but readout speed of modules near boundaries are different. This need new channel arrangement for lpGBT
  - Save costs
    - The PCB NRE (Non Recurring Engineering) Cost for rigid-flex is 8~10 times to the price per unit
  - Reduce the risk on the project schedule
    - Design, production and testing
    - Each type of PEB will have different testing setup and software
- Mirror Structure
  - Python3 script is developed according to the constraints from TDR
  - Workflow 6 steps to generate module layout



The new layout is evaluated by mechanical design and physical simulation



### Main chips

### • 8.2.2.6 Monitor MUX

A 64:1 multiplexer is developed by SMU to handle all voltages to be measured. Each multiplexer, which can switch the received voltages from up to 12 modules, is controlled by 6 I/O lines from one IpGBT.

### • 8.2.2.7 DC/DC converter

• The peripheral electronics will contain DC-DC converters supplying the 1.2V and 2.5V required by the ALTIROC ASICs, the IpGBT ASICs and the Versatile Link.

### • 8.2.2.4 lpGBT

- The Low Power Giga Bit Transceiver (lpGBT) is developed by CERN for the LHC upgrades. It is a radiation tolerant ASIC that can be used to implement multipurpose high speed bidirectional optical links for high-energy physics experiments.
- 8.2.2.5 VTRX+ optical transceiver
  - The VTRX+ optical transceivers, development within the Versatile Link plus project at CERN, handle four fibers for transmission and one for receiving.



## Conceptual design of PEB



- Two LV channels
  - Each up to 12A @ 12V

### Up to 3 modules share two bPOL12v

- One for analog power, the other for digital power
- One TDAQ lpGBT and 1~2 luminosity lpGBTs share one VTRx+
- Control
  - I2C of IpGBT
    - Module and VTRx+ configuration
    - I2C0 of TDAQ lpGBT is connected to the VTRx+ only
  - Output
    - Module reset
    - Module power on/off
    - MUX64 channel selection
- Monitoring
  - ADC of lpGBT
  - Module state monitoring
    - VDDA, VDDD, GNDA, PROBE0/1(internal state and temperature), NTC
  - PEB state monitoring
    - IpGBT voltage, temperature
    - VTRx+ RSSI(average optical power of the received light) and NTC
    - bPOL12v temperature
    - On board NTC
  - Input of IpGBT
    - bPOL12v power good signal

Each lpGBT has a 8 channel multiplexed ADC. With ~7 modules/lpGBT, an external 64-to-1 MUX is required: MUX 64



**IpGBT:** Bi-directional slow control and monitoring communication between the FELIX and the IpGBT is done via the IC and EC channels.

provide the 1.2V analog and digital

voltages for the ALTIROCs

bPOL12V:

## WBS 8.2.2: Peripheral Electronics Board – DC/DC converter

Bpoll2V generates analog and digital 1.2 V to the front-end modules

- Height limitation in HGTD
  - < 10 mm (Including PCB and shielding case )</li>
  - Selection for air-core inductor
    - Custom solenoid coil from CMS









Aachen module

dule CERN module (FEASTMP) ITK EoS Comme

Commercial inductor H

HGTD



- Tested in low temperature (-35 °C), OK
- Tested in magnetic field, up to 4 T, OK



BPOL12V test system in magnetic field



Inductor candidates

Efficiency and ripple with respect to *lout* in magnetic field



# PCB MATERIALS

		8.2-D	-	8.2-B/C	8.2-E
		IT-170	IT-988	EM-890K	TU-883A
	lGHz	4	3.21	2.93	3.91
Dk	2GHz	3.9	3.21	2.89	
dielectric	5GHz	3.9	3.21	2.88	3.9
constant	10GHz	3.8	3.21	2.84	3.89
	20GHz		3.21	2.81	3.86
Df, loss factor	lGHz	0.006	0.0014	0.0018	0.0024
	2GHz	0.0063	0.0014	0.0021	
	5GHz	0.0075	0.0014	0.0022	0.0031
	10GHz	0.008	0.0014	0.0024	0.004
	20GHz		0.0015	0.0025	0.0044