

Development of Monolithic Active Pixel Sensors for Future Collider Experiments



徐来林 (lailinxu@ustc.edu.cn)

University of Science and Technology of China



Outline



- Introduction to MAPS
- R&D MAPS for STCF
 - Introduction to STCF and the tracking requirements
 - CharTPix overview
 - MAPS simulation study
 - CharTPix prototype chips design
 - CharTPix-TJ-v0.1 preliminary characterization results
- Prospect of MAPS development
- Summary



Introduction to MAPS

Tracking and Vertexing


- Tracking and vertexing are indispensable for a typical collider experiment
- Excellent impact parameter resolution is mandatory for reconstruction of secondary vertices
 - Heavy flavor vertex (c and b vertex)




Silicon detectors

- Widely used in HEP experiments for vertexing and tracking
 - High **signal-to-noise ratio**
 - Excellent **spatial resolution** (better than $10\mu\text{m}$)
 - Excellent **timing resolution** (better than 1ns)
 - Compact, high-rate capability, readout speed, radiation hardness ...


UT




P. Allport



VELO






LHCb-TDR-015




Common silicon detectors types

- Geometry
 - Planar: Pad, 1D (strip), 2D (pixel)
 - 3D
- Signal internal amplification
 - No gain
 - With avalanche gain: LGAD, APD...
- Readout architecture
 - Hybrid
 - Monolithic



Common silicon detectors types



Solid state detectors for future (4D) trackers



Silicon pixels: Hybrid vs Monolithic

Radiation hardness

High hit-rate




Hybrid pixels:


- Radiation hard
- Mature technologies, widely used in ATLAS/CMS/LHCb
- Disadvantages :
 - Hybridization: complex, expensive
 - Relatively large material budget

Monolithic pixels:

- High granularity
- Low material budget
- Lower cost, based on commercial CMOS technologies
- Disadvantages :
 - Less radiation hardness



(a) Large fill-factor




(b) Small fill-factor

Rept.Prog.Phys. 81 (2018) 6, 066101


Granularity, Low mass

Evolution of silicon detectors in HEP

- Silicon strips
- Multiplexing ASICs
- CCDs



DELPHI



CDF

Philip Allport, Nat Rev Phys 1, 567–576 (2019)

- CMOS MAPS
- Silicon-on-insulator pixels
- Vertical 3D integration



CMS


1980

1990

2000

2010

NA14



- Hybrid planar pixels
- Drift detectors
- DEPFET
- Hybrid 3D pixels


STAR



Belle II




- Depleted MAPS
- Fast-timing detectors
- Hybrid MAPS



Frank Hartmann

The Challenges of a Vertex Detector



	Fluence [n_{eq}/cm^2 per lifetime]	Ion. Dose [Mrad per lifetime]
LHC ($10^{34} \text{ cm}^{-2}\text{s}^{-1}$)	2×10^{15}	79
HL-LHC ($10^{35} \text{ cm}^{-2}\text{s}^{-1}$)	2×10^{16}	>500
LHC HI ($6 \times 10^{27} \text{ cm}^{-2}\text{s}^{-1}$)	10^{13}	0.7
RHIC ($8 \times 10^{27} \text{ cm}^{-2}\text{s}^{-1}$)	few 10^{12}	0.2
SuperKEKB ($10^{30} \text{ cm}^{-2}\text{s}^{-1}$)	$\sim 3 \times 10^{12}$	10
ILC ($10^{34} \text{ cm}^{-2}\text{s}^{-1}$)	10^{12}	0.4
CEPC	$2\sim 6 \times 10^{12}$	1~3 Mrad/year

N. Wermes, CERN Seminar, 29/11/2013 Lifetime: LHC, HL-LHC: 7 years; ILC: 10 years; others: 5 years

- Conflict between physics performance driven parameters and running condition constraints
- Ultimate performance on all specifications cannot be reached simultaneously
- There is no single technology best suited to all applications
- Motivation for continuous R&D

Monolithic pixels

- Ideally one would like to achieve:
 - Low capacitance → low power consumption
 - Good S/N
 - ~ns time resolution
 - High rate-capability ($>10 \text{ MHz/mm}^2$)
 - Full depletion → radiation tolerance

No unique solution for all yet,
but some aspects addressed


- DEpleted P-channel Field Effect Transistor(DEPFET)

- Eg. Belle2 vertex detector


- Silicon-on-insulator (SOI)

- CMOS

- High-resistivity CMOS
- High-voltage CMOS




DEPFET *Front.in Phys.* 10 (2022) 896212



SOI


CMOS Technology

- C.M.O.S. $\equiv$ Complementary Metal-Oxide-Semiconductor



SK Hynix Hi-50220, 1/2.8" Format, 50MP Resolution, **0.64 μ m Pixel Pitch** Stacked Back-Illuminated CMOS Image Sensor
Device Essentials Folder

TechInsights




Why is it so popular?

- Reliable (industry-standard)
- Low-power consumption
- Low-cost
- Scalable (millions of transistors are integrated into a single chip)

Moore's law: The number of transistors in a dense integrated circuit (IC) doubles about every two years

CMOS MAPS


- CMOS pixel sensors exploit the fabrication processes used in industry for mass production of integrated circuits
- CMOS MAPS: sensor + FEE in the same die
 - Integration of sensitive volume (epitaxial layer) and front-end read-out electronics(FEE) on the same substrate



MAPS Process Evolution

1st generation of CMOS MAPS, 2000


Twin well process: 0.6-0.35 μm



- Use of PMOS in pixel array is not allowed: any additional N-well used to host PMOS would compete for charge collection with the sensing N-well diode
- Limits choice of readout architecture strategy
- Already demonstrate excellent performances

2nd generation of CMOS MAPS, 2010

Quadruple well process (deep P-well): 0.18 μm



- N-well used to host PMOS transistors is shielded by deep P-well
- Both types of transistors can be used
- Widens choice of readout architecture strategies

STAR Heavy Flavour Tracker (HFT) at RHIC

- Installed in 2013, the **first MAPS based vertex tracker at a collider experiment**

[arXiv:1710.02176](https://arxiv.org/abs/1710.02176)

- MIMOSA family developed by IPHC Strasbourg
- **0.35 μm twin-well CMOS technology** (N-well, P-well)
 - With only NMOS transistors, not fully CMOS
- **Charge collection mostly by diffusion**




- Pixel size **20.7 μm x 20.7 μm** (hit res. 6 μm)
- **Rolling shutter architecture** (185.6 μs)
- **Chips thinned to 50 μm**
- 356 M pixels $\sim 0.16 \text{ m}^2$
- Material budget: 0.37 % X_0 per layer
- Radiation environment:
 - 20~90 kRad / year
 - $2 \times 10^{11} \sim 10^{12} \text{ 1MeV } n_{\text{eq}}/\text{cm}^2$

ALICE ITS2 Upgrade

- ITS2: an all-pixel version based on MAPS

	ITS1	ITS2
Technology	Hybrid, drift, strip	MAPS
Layers	6	7
Spatial resolution	12 μm x 100 μm	5 μm x 5 μm
Radius	39 – 430 mm	22 mm – 400 mm
Pseudorapidity	$-1 \leq \eta \leq 1$	$-1.4 \leq \eta \leq 1.4$
Material budget	$\sim 1.14\% X_0$	$\sim 0.3\% X_0$ (inner barrel), $\sim 1\% X_0$ (outer barrel)
Readout capability	1 kHz	>100 kHz (Pb-Pb), >1 MHz (pp)



Fully installed and operational since May 2021


G. Rinella

ALICE ITS2 Upgrade: ALPIDE



NIMA824(2016)434-438

ALPIDE(ALice PImage DETector) technology

- Tower Jazz CMOS 0.18 μm
- High-resistivity ($> 1\text{k}\Omega\text{ cm}$) p-type epitaxial layer ($\sim 25\text{ }\mu\text{m}$) on p-type substrate
- Deep p-well allows to have PMOS and NMOS inside the pixel cell
- Pixel pitch $\sim 30\text{ }\mu\text{m}$
- Small n-well diode ($2\text{ }\mu\text{m}$ diameter) $\rightarrow$ low capacitance $\rightarrow$ large S/N




Parameter	Value
Chip dimensions	15 mm $\times$ 30 mm ($r\phi \times z$)
Spatial resolution	5 μm
Detection efficiency	$>99\%$
Fake-hit rate	$\ll 1 \times 10^{-6}$ /event /pixel
Power density	$<40\text{ mW/cm}^2$
TID radiation hardness	$>270\text{ krad}$
NIEL radiation hardness	$>1.7 \times 10^{12}$ 1 MeV $n_{\text{eq}}/\text{cm}^2$




ALPIDE chip: 1.5cm $\times$ 3cm

ALICE ITS2 Upgrade: ALPIDE




Inner-most layer:

- Power density
< 40 mW/cm²
- X/X_0 : 0.35%



ALPIDE development: large investment of efforts and time

W. Snoeys





MAPS development for CEPC

- Detector Key Specifications and Ref-TDR

System	Technologies	
	Baseline	Backup / Comparison
Beam pipe	$\Phi 20\text{ mm}$	
Vertex	CMOS + Stitching	CMOS Si Pixel
Tracker	CMOS Si Pixel ITK	SSD + RO Chip, CMOS SSD
	Pixelated TPC	PID Drift Chamber
	AC-LGAD OTK	SSD / SPD OTK
		LGAD ToF

Jianchun Wang, CEPC workshop, 2024.10




MAPS development for CEPC: vertex detector


Key specifications:

- Single point resolution 3~5 μm
- Low material (0.15% X_0 / layer)
- Low power (< 50 mW/cm²)
- Radiation hard (1 Mrad/year)


356×498 pixels of 20×29 μm^2
 $\sigma_{x/y} \sim 3\text{--}4 \mu\text{m}$, $\sigma_t \sim 1 \mu\text{s}$, $\sim 0.1 \text{ W/cm}^2$




TaichuPix3
1024×512 array of 25×25 μm^2



Vertex prototype with
TaiChuPix3




2015



JadePix-1

2017



JadePix-2/MIC4

2019




JadePix-3

2020




TaichuPix-1




TaichuPix-2

2021



JadePix-4/MIC5




TaichuPix full scale

Based on TowerJazz
180nm CIS process


Testbeam measurements:
spatial resolution $\sim 5 \mu\text{m}$,
efficiency > 99%

180nm CIS process

200nm SOI process




CPV-1



CPV-2



CPV-3



CPV-4

Jianchun Wang, CEPC workshop, 2024.10



JadePix3: NIM A 1048 (2023) 167967

TaichuPix3: NIMA 1059 (2024) 168945

MAPS development for CEPC: inner tracker

CEPC Ref-detector Inner Tracker, key challenges

- $\sim 15 \text{ m}^2 \rightarrow$ cost-effectiveness crucial
- $< 10 \mu\text{m}$ spatial resolution required by momentum resolution
- A few ns timing resolution to tag 23ns bunches at Z-pole
- Low material budget ($< 1\% X_0$ per layer)





Based on **SMIC 55nm HV-CMOS** process


Yiming Li
NIMA 1069 (2024) 169905

STCF and the tracking requirements

Super Tau Charm Facility (STCF)




A next-generation **high-luminosity** e^+e^- collider operating in the τ – *charm* energy region



- Energy range: $E_{\text{cm}} = 2\text{-}7$ GeV
- Peak luminosity $>0.5 \times 10^{35} \text{ cm}^{-2} \text{ s}^{-1}$ at 4 GeV
- Potential for an upgrade to increase lumi. and realize **polarized beam**

- **1 ab^{-1}** data expected per year
- Generate an unprecedentedly large number of τ **leptons**, particles made of **c quarks**
- Important playground for study of **QCD**, **exotic hadrons**, **flavor** and **search for new physics**

Conceptual design



Solid angle coverage: $93\% \cdot 4\pi$ (polar angle: $20^\circ \sim 160^\circ$)

- Inner tracker(ITK)**
- $< 0.35\% X_0/\text{layer}$
 - $\sigma_{xy} < 100 \mu\text{m}$

- Main drift chamber(MDC)**
- $\sigma_{xy} < 130 \mu\text{m}$
 - $\sigma_p/p \sim 0.5\% @ 1\text{GeV}$
 - $dE/dx \sim 6\%$

- Particle identification(PID)**
- π/K (K/p) $3\sim 4\sigma$ sepa. up to $2 \text{ GeV}/c$

- Electromagnetic calorimeter(EMC)**
- E range : $0.025 \sim 3.5 \text{ GeV}$
 - $\sigma_E @ 1\text{GeV}$: Barrel 2.5%; Endcap 4.0%
 - Pos. res. : 5 mm

- Muon detector(MUD)**
- $0.4 \sim 2.0 \text{ GeV}$
 - π suppression > 30



FRONTIERS OF PHYSICS

REPORT
Volume 19 / Issue 1 / 14701 / 2024


STCF conceptual design report (Volun
Physics & detector

[Front. Phys. 19, 14701 \(2024\)](#)


Process	Physics Interest	Optimized Sub-detector	Requirements
$\tau \rightarrow K_s \pi \nu_\tau$, $J/\psi \rightarrow \Lambda \bar{\Lambda}$, $D_{(s)}$ tag	CPV in τ sector, CPV in hyperon sector, Charm physics	Tracker	acceptance: 93% of 4π ; trk. eff.: $> 99\%$ at $p_T > 0.3 \text{ GeV}/c$; $> 90\%$ at $p_T = 0.1 \text{ GeV}/c$ $\sigma_p/p = 0.5\%$, $\sigma_{\gamma\phi} = 130 \mu\text{m}$ at $1 \text{ GeV}/c$

Detector considerations



- Tracking challenges at low p_T
 - Momentum resolution: Multiple Coulomb scattering
 - Track reconstruction efficiency
- Low material budget is essential



BESIII tracking efficiency





ALICE ITS2 Upgrade Tracking Performance :
 $1.14\%X_0 \rightarrow 0.3\%X_0$ (inner layers)



Conceptual design of the MAPS tracker

- To meet the physics requirements of the Inner Tracker:
 - Tracking efficiency: $>99\%$ @ $p_T > 0.3 \text{ GeV}$; $>90\%$ @ $p_T > 0.1 \text{ GeV}$
- A preliminary design of the MAPS based Inner Tracker (ITKM)
 - Three layers of silicon pixel detectors, with radii of 36mm, 98mm, 160mm (beam pipe: 30mm)
 - Acceptance: polar angle of $20^\circ \sim 160^\circ$
- Total area: 1.3m^2



Layer	Radius (mm)	Length (cm)	Area (cm ²)
1	36	19.8	447.5
2	98	53.9	3315.9
3	160	87.9	8838.6


Geometry/layout still being optimized
Might extend to 4 or more layers

Design targets

- Requirements on the STCF MAPS
 - Power consumption: $\leq 100\text{mW}/\text{cm}^2$
 - Material budget per layer: $\leq 0.35\% X_0$
 - Spatial resolution: $\leq 30\mu\text{m}$
 - Time resolution: $\leq 20\text{ns}$ (to deal with the pileup issue at high luminosity)
 - Hit rate capability: $\geq 1\text{MHz}/\text{cm}^2$
 - Time-over-threshold (TOT) measurement:
 - Time-walk correction
 - Correction of multi-coulomb scattering in track finding



Probability of pileup (with an event rate of 400 kHz @ J/ψ , bunch crossing of 4ns):

- 4% within 100ns
- 8% within 200ns




MAPS R&D for STCF: CharTPix overview

MAPS R&D roadmap



(a) Large fill-factor



(b) Small fill-factor

Unlike hybrid pixels, where the sensor and ASIC readout can largely be designed and optimized independently, MAPS integrate the sensor and ASIC, requiring a **fully co-designed approach**

CMOS MAPS also **heavily relies on the underlying fabrication technology and process**

Large fill-factor: HV-CMOS



- Pros: timing, radiation hardness
- Cons: capacitance, power consumption

Small fill-factor: HR-CMOS

- Pros: spatial resolution, capacitance, power consumption
- Cons: timing, radiation hardness

To reduce the power consumption, a small fill-factor design is preferred for the STCF MAPS
(Similar to the MAPS technology for ALICE and CEPC)

MAPS R&D roadmap



HR-CMOS is based on the commercial CMOS imaging process (CIS), but the original CIS process is not ideal for MAPS:

- Very thin epitaxial layer (a few μm) $\rightarrow$ limited amount of ionized charge carriers
- Very low resistivity ($\sim \Omega \cdot \text{cm}$) $\rightarrow$ limited depletion zone, charge carriers transportation dominated by the slow diffusion
- Only three wells (N-well, P-well, Deep N-well) $\rightarrow$ only NMOS transistors can be used



Need **process modifications**:

- Thick epitaxial layer: $\sim 20 \mu\text{m}$
- High resistivity ($> \text{k}\Omega \cdot \text{cm}$)
- Quad-wells (N-well, P-well, Deep N-well, Deep P-well)

Needs lots of recourses and investment, and most foundries are **reluctant** to customize the fabrication process

Sensor design

- Layout and geometries of the sensor design is crucial for the performance
 - Diode shape/size, deep P-well, distance between the diode & the deep P-well, etc
 - Doping concentration, depth, etc
- ALPIDE design team has done lots of optimization and provides a good reference



- Small pixel size: $\sim 30\mu\text{m} \times 30\mu\text{m}$
- Diode: hexagonal, diameter $2\mu\text{m}$
- Spacing: $3\mu\text{m}$

CharTPix Sensor design


- Pixel size considerations
 - Higher priority on the **power consumption** than the spatial resolution → larger pixel size to reduce the power consumption density
 - Three different designs
 - Pixel-based**: analog connected small pixels ($1 \times 6 \rightarrow 1$, $2 \times 3 \rightarrow 1$) using metal lines
 - Strip-based**: extended diode size in one direction
 - Supapixel based**: digital connected small pixels

ALPIDE-like




A: pixel
 $30\mu\text{m} \times 30\mu\text{m}$

Pixel-based



B: Pixel-based
 $180\mu\text{m} \times 30\mu\text{m}$



C: Pixel-based
 $90\mu\text{m} \times 60\mu\text{m}$

Strip-based



D: Strip-based
 $180\mu\text{m} \times 30\mu\text{m}$




E: Strip-based
 $90\mu\text{m} \times 60\mu\text{m}$

CharTPix prototypes

Prototype MAPS design under three different technologies

TowerJazz180nm

- Mature process in HEP (ALPIDE, TJ-Monopix)
- **Baseline techno**
- Low res substrate + high res ($>1\text{k}\Omega \cdot \text{cm}$) EPI



Submitted in March 2024
Chip returned in Dec 2024

NexChip BCIS90nm


- **Local techno**
- Low res EPI ($10\Omega \cdot \text{cm}$)



Submission in Jan 2025

GSMC130nm

- **Local techno**
- High res substrate, no EPI




Submitted in September 2024
Chip being returned in May 2025

MAPS R&D for STCF: Sensor simulation study

Sensor simulation methodology

- Simulation plays a key role in MAPS design and optimization
 - Developing a new sensor is a highly complex process and sensor submissions are time-consuming and costly
 - Necessary to precisely simulate the sensor response to charged particles
- **TCAD**(Technology Computer-Aided Design): model semiconductor devices using finite element methods
 - Electric field and electrostatic potential
 - Transient simulations of sensor response as a function of time
- **Monte Carlo**: stochastic response based on Geant4
- **Combination of TCAD and Geant4 is preferred**



[Allpix²](https://allpix-squared.github.io/)


TCAD simulation

TCAD simulation in different technologies


- Pixel size: $30\mu\text{m} \times 30\mu\text{m}$
- N-well size $2\mu\text{m}$
- NW-DPW spacing $2\mu\text{m}$

Technology	Sensor capacitance
TJ180nm	2.7fF
BCIS90nm	1.7fF
GSMC130nm	2.7fF


$$V_{nw} = 0.8V \quad V_{sub} = -6V$$



TJ180nm



BCIS90nm





GSMC130nm

TCAD simulation


- Strip Sensor

- Rectangular: $30\mu m \times 180\mu m$
- Diode : $2\mu m \times 150\mu m$
- Spacing: $2\mu m$
- -6V bias
- Depletion depth: $12\mu m$



- Sensor capacitance


- Single pixel: 2 fF
- Pixel-based pixel: 12 fF
- Strip-based pixel: 30 fF



STCF ITKM simulation

- MC simulation of the entire inner tracker system under the STCF simulation framework
 - OSCAR: the offline software of Super Tau Charm Facility
- Chip + Flex + Carbon fiber support
 - $\sim 0.27\% X_0$ for layer 1&2
 - $\sim 0.29\% X_0$ for layer 3
- MIP: 1Gev μ^- perpendicularly, randomly incident
- Ionization & charge collection simulation
- Full digitization process considering pre-amplifier response

[arXiv:2211.03137](https://arxiv.org/abs/2211.03137)







STCF ITKM simulation

- Pixel type:
 - TJ180nm, $170\mu\text{m} \times 30\mu\text{m}$, n-well connect
- Simulation settings:
 - 1GeV μ^- , θ range 20° - 160°
 - Pixel threshold: 300e

- ✓ Average detection efficiency **99.2%**
- ✓ Position resolution: $\sigma_z = 33.5\mu\text{m}$,
 $\sigma_{rphi} = 6.8\mu\text{m}$
- ✓ Time resolution (sensor only) **7.1ns**


A MAPS based Inner Tracker can meet the physics requirements of STCF




MAPS R&D for STCF: CharTPix prototype chips design

Prototype chips

- Designed 4 prototype chips based on the TJ 180nm technology
 - Chip 1: ALPIDE-like small pixels, 0/1 digital readout
 - Chip 2: large pixels ($96\mu\text{m} \times 60\mu\text{m}$, Strip-based + Pixel-based) with TOA+TOT readout
 - Chip 3: large pixels ($170\mu\text{m} \times 31\mu\text{m}$, Strip-based + Pixel-based) with TOA+TOT readout
 - Chip 4: 3T analog readout (5 types of sensors)





	Chip1	Chip2		Chip3		Chip4
Pixel size ($\mu\text{m} \times \mu\text{m}$)	28.1x30.1	96.4x59.6		170.0x31.0		Mixed
Sensor	ALPIDE-like	Strip-based	Pixel-based	Strip-based	Pixel-based	Mixed
Pixel array	16x30	8x12	8x12	60x8	60x7	Mixed
Readout	Token	Token		Token		Analog readout
ToA & ToT	X	√		√		X



Total area: 5 mm×5 mm
Submitted in 2024 Q1


CharTPix-TJ Chip4

- To study performance of different pixel layout
- 5×5 array for each type of pixel
- Pure analog readout: source follower + matrix parallel readout



CharTPix-TJ Chip2,3: Readout architecture


- In-pixel circuits
 - Analog amplifier, comparator
 - Priority readout
 - SRAM, ROM
 - Charge injection
- Digital readout
 - End-of-column driver
 - Column level priority logic
 - Data processing module
 - Serializer
 - PLL, LVDS
- Analog configuration
 - VDAC×2, IDAC
 - Bandgap, EoC current mirror
 - I2C
- Test points



CharTPix prototypes

Foreign mature
technologies

TowerJazz 180nm




Submitted in March 2024
Chip returned in Dec 2024

A 2nd version is also being
submitted with many improvements

Domestic technologies
under development


Nexchip BCIS 90nm



Submission in Jan 2025

- To verify process modification (Diode, Deep P-well)
- In-pixel VCO to improve timing performance (6ns expected)

GSMC 130nm



Submitted in September 2024
Chip being returned in May 2025


- To verify the novel SuperPixe concept
- To verify the high-resistivity substrate process

MAPS R&D for STCF: CharTPix-TJ-v0.1 preliminary characterization results


Test system

Chips received in Dec 2024


- Chip3 is being tested now
- Test preparation for the other three chips ongoing



CharTPix-TJ-v0.1 chips



After wire bonding




Carrier board

MAPS test system

(developed from the JadePix test system)

JINST 16 (2021) 07, P07052



Carrier board

Mother board

FMC
Connector

FPGA

PC

MAPS characterization

Basic functionality verification:

- Chip configuration
- Verification of all modules

Working point tuning:



- DAC setting of analog front-ends
- Threshold, noise(ENC), fake-rate

Performance measurements:

- Basic properties: threshold, threshold RMS and temporal noise
- Charge collection efficiency
- Detection efficiency
- Spatial resolution
- Timing resolution



Methods:

- **Radioactive source:** Fe-55 (X-ray), Sr-90 (β -source)
- **Laser**
- **Testbeam**





Cross-talk problem

- Initial test of Chip3 indicates the chip is generally functioning well 😊
- But unfortunately a **cross-talk problem** is found 😞
 - The in-pixel digital circuit (comparator, priority logic) can induce charges on unfired pixels
 - The issue has been thoroughly investigated
 - Problem identified and fixed in a new version of design
- For now, can test only one pixel at a time





Threshold and noise

- Use the “S-curve” method to measure the threshold and noise
- Chip can be operated up to -6V



Strip-based

Bias/V	Thr_mean/e	Mismatch/e	TN/e
-2	343	8.2	45.5
-3	389	17.3	52.6
-4	325	8.7	37.0
-5	295	8.9	34.3
-6	298	10.6	36.8





Pixel-based

Bias/V	Thr_mean/e	Mismatch/e	TN/e
-2	268	7.2	16.1
-3	235	2.8	15.3
-4	212	0.8	15.4
-5	178	5.3	11.3
-6	182	7.1	12.1

Preliminary

Laser test results


- Pico-second infrared laser can be used to excite charge carriers inside the sensor
 - Beam spot size can reach $\sim 10\mu\text{m}$; laser intensity tunable
 - High-precision 3D motorized translation stage (step size $< 1\mu\text{m}$)




- Calibrate the laser intensity using the S-curve method (laser intensity $\rightarrow$ induced charge)
- Use the laser as the **trigger** to measure the detection efficiency

Laser test results: efficiency



With laser intensity
equivalent to **600e-**
(~0.375MIP)



With laser intensity
equivalent to **1600e-**
(~1MIP)




Almost 100% efficient!



Laser test results: timing resolution


- The laser test system can also be used to measure the timing resolution
 - The laser trigger to provide a reference time (with a 320MHz clock)
 - Measure the time difference between the ToA recorded by the MAPS and the trigger

Timing resolution **better than 40ns** with the laser intensity equivalent to 1600e⁻ (1MIP)



Prospect of MAPS development


CMOS MAPS development trend



1st generation of CMOS MAPS

MIMOSA28 (ULTIMATE) in STAR@RHIC

- Twin well 0.35 μm CMOS
- 21 μm pitch
- Integration time 190 μs
- 150 mW/cm² power consumption
- NIEL: few 10^{12} 1 MeV n_{eq} /cm²



2nd generation of CMOS MAPS

ALPIDE in ALICE ITS2@LHC

- Quadruple well 0.18 μm CMOS
- 30 μm pitch
- Integration time <10 μs
- 40 mW/cm² power consumption
- NIEL: few 10^{13} 1 MeV n_{eq} /cm²



What's next?


CMOS MAPS development trend

Driver 1: commercial CMOS technology evolution

- CMOS technologies with **smaller feature size** (28nm?):
 - smaller transistors, more metal layers
 - faster read-out, higher circuit density, lower power consumption
- **Stitching with wafer scale chips**

Driver 2: requirement from HEP experiments

- Faster readout speed → smaller feature size, process modification
- More radiation hard → process modification
- Better spatial resolution → smaller feature size
- Lower material budget → stitching




More radiation hard



2.5th generation MAPS

- Radiation tolerance:
 - CMOS circuit typically more sensitive to ionizing radiation
 - Sensor to non-ionizing radiation (displacement damage)
- How to improve it? **Full depletion!**
 - More radiation hardness
 - Better time resolution
 - More efficient charge collection → better efficiency
- Need process modification

NIMA 938 (2019) 41–50	Dose (MGy)	Fluence (10^{16} 1 MeV n_{eq}/cm^2)
ALICE ITS	0.01	10^{-3}
LHC	1	0.3
HL-LHC $3ab^{-1}$	5	1.5
Central tracker FCC	400	60



NIMA 871(2017) 90-96



Standard,
not fully depleted (ALPIDE)

Modified with a n-planar layer,
fully depleted under bias

Modified with a gap,
Further improvements




Lower material budget


Material effect dominates the tracking performance at the low momentum region

How to reduce the material budget?

- Reduce power consumption → air cooling!
- Reduce support materials → event self-supporting!

Silicon Genesis: 20 micron thick wafer





ITS2 half Inner barrel





A. Kluge



ITS3 Engineering Model 1

0.36% X_0 per layer
radius 1st layer = 24 mm


50 μm thick sensors $\sim 0.07\%$ X_0
Material budget: 0.09% X_0 per layer
1 st layer 24 mm $\rightarrow$ 19 mm



Design Reticle
(typ. 2×3 cm)



arXiv:2502.13591




Enabling 4D tracking


NIMA 979(2020) 164383

	HL-LHC	SPS	FCC-hh	FCC-ee	CLIC	$\mu\mu$ Col.
Fluence [$n_{eq} / \text{cm}^2 / y$]	10^{16}	10^{17}	10^{17}	$< 10^{10}$	$< 10^{11}$	
Hit rate [$\text{s}^{-1} \text{cm}^{-2}$]	2–4G	8G	20 G	20 M	240 k	
Inn. tracker [m^2]	10	0.2	15	1	1	
Out. tracker [m^2]	200	–	400	200	140	
Pixel size [μm^2]	50×50	50×50	25×50	25×25	25×25	
Time res [ps]	50	40	10	1k	5k	50–100


Current LHC: ~25 vertices




High-Luminosity LHC: ~200 vertices



Precision timing at the level of 10-30ps will be a game-changing capability → LHCb VELO Upgrade II is aiming this!




R&D activities in sensors for 4D tracking




Rep. Prog. Phys. 81 026101(2018)

Enabling 4D tracking




NIMA 765(2014) 12-16


LGAD (low-gain avalanche diodes):
ultra fast timing silicon detectors
(~30ps unirradiated)



MAPS: excellent spatial resolution




MAPS with internal gain: **4D tracking!**



CMOS MAPS with internal gain looks very promising, but still many challenges:

- Process modification and verification
- Front-end design



arXiv:2406.19906

MAPS development in China

- CERN has been leading the 3rd generation MAPS technology development
 - 2nd generation MAPS technology already very matures (ALPIDE in ALCIE ITS2)
 - 2.5th generation also validated (Depleted MAPS)
 - 3rd generation: 65nm CIS process with stitching under very rapid development (ALICE ITS3)
- Unfortunately, **no mature 2nd generation MAPS technology available in China yet**
- Fortunately, many R&D ongoing
 - **Lots of efforts on HR-CMOS development**, eg:
 - JadePix, TaichuPix, MIC for CEPC
 - NuPix for HIAF
 - CharTPix for STCF
 - **MAPS with stitching**
 - BESIII inner tracker
 - CEPC vertex detector for Ref-TDR
 - **HV-CMOS also actively being developed** (CEPC tracker, LHCb mighty tracker etc)

Summary

- CMOS Monolithic Active Pixel Sensor, a cutting-edge technology, offers a promising option for vertexing & tracking detector in future collider experiments
 - Already successfully applied in HEP experiments (eg ALICE ITS2) with high detection efficiency and excellent spatial resolution
 - Also proposed for future experiments: ALICE ITS3, ALICE3, CEPC, STCF etc
- A MAPS based inner tracker is also proposed for the Super Tau-Charm Facility experiment
 - Existing MAPS could not fulfill the STCF requirement
 - Intensive R&D ongoing, with a focus on development of domestic technology
 - Preliminary test results promising
- Future R&D
 - Fully depleted MAPS
 - Stitching with wafer scale sensors, bent sensors
 - CMOS with internal gains for 4D tracking


[Front. Phys. 19, 14701 \(2024\)](#)



- Power consumption: $\leq 100\text{mW}/\text{cm}^2$
- Low material budget per layer: $\leq 0.35\% X_0$
- Spatial resolution: $\leq 30\mu\text{m}$
- Time resolution: $\leq 20\text{ns}$

Backup

Pixels for HL-LHC



LHCb U2 VELO ASIC

Requirement	scenario S_A	scenario S_B
Pixel pitch [μm]	≤ 55	≤ 42
Lifetime fluence [1×10^{16} 1 MeV $n_{\text{eq}}/\text{cm}^2$]	> 6	> 1
TID lifetime [MGy]	> 28	> 5
Sensor Timestamp per hit [ps]	≤ 35	≤ 35
ASIC Timestamp per hit [ps]	≤ 35	≤ 35
Hit Efficiency [%]	≥ 99	≥ 99
Power per pixel [μW]	≤ 23	≤ 14
Pixel rate hottest pixel [kHz]	> 350	> 40
Max discharge time [ns]	< 29	< 250
Bandwidth per ASIC of 2 cm^2 [Gb/s]	> 250	> 94

ATLAS:

- $\sim 165 \text{ m}^2$ silicon strips
- $\sim 13 \text{ m}^2$ silicon pixels (currently 2 m^2)

Outer pixel layers ($O(10 \text{ m}^2)$)

- $\text{NIEL} \approx 10^{15} n_{\text{eq}}/\text{cm}^2$
- $\text{TID} \approx 100 \text{ Mrad}$
- $\text{rate} \approx 300 \text{ MHz} / \text{cm}^2$

Inner layers ($O(1 \text{ m}^2)$)

- $\text{NIEL} \approx 5 \times 10^{15} \text{ to } 2 \times 10^{16} n_{\text{eq}}/\text{cm}^2$
- $\text{TID} \approx 1 \text{ Grad}$
- $\text{rate} \approx 3\text{-}4 \text{ GHz} / \text{cm}^2$

[ATLAS-TDR-030](#)
[ATLAS-TDR-025](#)

CMS:

- $\sim 220 \text{ m}^2$ silicon strips
- $\sim 5\text{-}6 \text{ m}^2$ silicon pixels (currently 2 m^2)

[CMS-TDR-014](#)

LHCb

Upgrade 1:


- VELO: silicon strips $\rightarrow$ silicon pixels
- Tracker Turicensis $\rightarrow$ Upstream Tracker

Upgrade II:


- VELO with 4D tracking, $< 50 \text{ ps}$ timing resolution per hit
- UT with CMOS
- SciFi $\rightarrow$ Mighty Tracker (HV-CMOS + SciFi)

[LHCb-TDR-023](#)

ALPIDE features



The ALPIDE architecture: based on in-pixel hit discrimination and zero suppression readout by priority encoding



Front-end: continuously active,
low-power, in-pixel discriminating

Performance:


- Threshold 92e, ENC 2e (simulation)

D. Kim et al 2016 JINST 11 C02042

ALPIDE features

Testbeam measurements

- Large operational margin to meet the design requirements:
 - detection efficiency >99%
 - fake-hit rate <10⁻⁶ pixel/event
- Resolution of 5 μm at a threshold of 200 electrons



Nuclear Physics A 967 (2017) 900–903

Other MAPS development

Liang Zhang 2023
Jerome Baudot 2022

Chip	Process	Pixel array	Pixel size	Main Institute	Target	Comment
MIMOSA28	350 nm OPTO	928 × 960	20.7 × 20.7 μm^2	IPHC	rad. hard	STAR
WCPS	350 nm OPTO	644 × 3600	30 × 120/160/200 μm^2	SDU/IHEP/HIT	low material budget	Stitching
ALPIDE	TJ 180 nm	512 × 1024	28 × 28 μm^2	CERN	high granularity	ALICE ITS
MIMOSIS	TJ 180 nm	504 × 1024	30.24 × 26.88 μm^2	IPHC	rad. hard high granularity	CBM Micro-Vertex
MALTA	TJ 180 nm	224 × 512	36.4 × 36.4 μm^2	CERN	high granularity	HL-LHC
TJ-Monopix2	TJ 180 nm	512 × 512	33.04 × 33.04 μm^2	CERN/Bonn	rad. hard	HL-LHC
TaichuPix	TJ 180 nm	512 × 1024	25 × 25 μm^2	IHEP/IFAE/CCNU/SDU/NWPU/NJU	High granularity, rad. hard, fast readout	CEPC
MIC4	TJ 180 nm	128 × 64	25 × 25 μm^2	CCNU	Fast readout	CEPC
JadePix3	TJ 180 nm	192 × 512	16 × 26 μm^2 16 × 23.11 μm^2	IHEP/CCNU/SDU	position resolution and low power	CEPC
Nupix-A1	130 nm	128 × 64	30 × 30 μm^2	IMP SLIMP	heavy-ion experiments	HIRFL & HIAF
ATLASpix3	AMS/TSI 180 nm	372 × 132	150 × 50 μm^2	KIT/CPPM	rad. hard	ATLAS
RD50-MPW3	150 nm HVCOMS	64 × 64	62 × 62 μm^2	RD50	rad. hard high granularity	HL-LHC FCC
MuPix10	TSI 180 nm	250 × 256	80 × 80 μm^2	University of Heidelberg	rad. hard	Mu3e
LF-Monopix2	LF 150 nm	340 × 56	50 × 150 μm^2	Bonn	rad. hard	HL-LHC
MightyPix1	TSI 180 nm	320 × 29	165 × 55 μm^2	University of Liverpool	rad. hard	LHCb upgrade
SOFIST	SOI 200 nm	128 × 128	36 × 36 μm^2	KEK	high granularity, fast readout	ILC
CPV-4	SOI 180 nm	128 × 128	21.04 × 17.24 μm^2	IHEP	high granularity	CEPC

Twin-well
HR-CMOS

Quad-well
HR-CMOS

HV-CMOS

SOI

Detector considerations

- Physics requirements

BESIII tracking performance

Sub-system		BESIII
MDC	Single wire $\sigma_{r\phi}$ (μm)	130
	σ_p/p (1 GeV/c)	0.5%
	σ (dE/dx)	6 %




Vertex resolution: $\sigma_{d0} \sim 0.2$ mm; $\sigma_{z0} \sim 1$ mm

- ❖ No stringent requirements on vertexing
- ❖ The main challenge is the tracking at the low momentum region ($p_T < 100$ MeV)

Process	Physics Interest	Optimized Sub-detector	Requirements
$\tau \rightarrow K_s \pi \nu_\tau$,	CPV in τ sector,	Tracker	acceptance: 93% of 4π ; trk. effi.:
$J/\psi \rightarrow \Lambda \bar{\Lambda}$,	CPV in hyperon sector,		> 99% at $p_T > 0.3$ GeV/c; > 90% at $p_T = 0.1$ GeV/c
$D_{(s)}$ tag	Charm physics		$\sigma_p/p = 0.5\%$, $\sigma_{\gamma\phi} = 130$ μm at 1 GeV/c

Detector considerations


- The challenge at the low p_T region
 - For BESIII, the tracking efficiency drops sharply below 100MeV
- There is **strong physics motivation** to go to low p_T region
- Excellent impact parameter resolution is mandatory for reconstruction of secondary vertices




BESIII tracking efficiency,
Chin.Phys.C 40 (2016) 2, 026201

Detector considerations

- Tracking challenges at low p_T
 - Momentum resolution: Multiple Coulomb scattering
 - Track reconstruction efficiency
- Low material budget is essential



$$\frac{\sigma(p)}{p_T} = \frac{\sigma(p)}{p_T} \Big|_{\text{track error}} \oplus \frac{\sigma(p)}{p_T} \Big|_{\text{MS}}$$



$$\frac{\sigma(p)}{p_T} \Big|_{\text{track error}} \approx \frac{\sigma_{r\phi}[m] p_T[\text{GeV}]}{0.3 B[T] (L[m])^2} \sqrt{\frac{720}{N+4}}$$

Position resolution: $O(10\mu\text{m})$ on hybrid and down to $O(1-3\mu\text{m})$ on MAPS

$$\frac{\sigma(p)}{p_T} \Big|_{\text{MS}} \approx \frac{0.0542}{\beta B[T] L[m]} \sqrt{\frac{X_{\text{tot}}}{X_0}}$$




Multiple scattering: Thin detectors on light carbon fiber supports

X_{tot}/X_0 : Total material budget



MC simulation

- MIP: 1Gev μ^- perpendicularly, randomly incident
- Ionization & charge collection simulation under the STCF simulation framework
 - OSCAR: the offline software of Super Tau Charm Facility

[arXiv:2211.03137](https://arxiv.org/abs/2211.03137)








- Good detection efficiency for all technologies except for BCIS90, **>98% @300e threshold**
- Spatial resolution: **4 μ m ~ 8 μ m** in the 30 μ m pitch direction
- In the 170 μ m pitch direction, spatial resolution $\sim$ 30 μ m




STCF ITKM simulation



- MC simulation of the entire inner tracker system
- Chip + Flex + Carbon fiber support
 - $\sim 0.27\%$ X_0 for layer 1&2
 - $\sim 0.29\%$ X_0 for layer 3
- Full digitization process considering pre-amplifier response



ALPIDE Development



- Momentum resolution



$$\frac{\sigma(p)}{p_T} = \left. \frac{\sigma(p)}{p_T} \right|_{\text{track error}} \oplus \left. \frac{\sigma(p)}{p_T} \right|_{\text{MS}}$$

$$\left. \frac{\sigma(p)}{p_T} \right|_{\text{track error}} \approx \frac{\sigma_{r\phi}[m] p_T[\text{GeV}]}{0.3 B[T] (L[m])^2} \sqrt{\frac{720}{N+4}}$$

Position resolution: O(10μm) on hybrid and down to O(1-3μm) on MAPS

$$\left. \frac{\sigma(p)}{p_T} \right|_{\text{MS}} \approx \frac{0.0542}{\beta B[T] L[m]} \sqrt{\frac{X_{\text{tot}}}{X_0}}$$


Multiple scattering: Thin detectors on light carbon fiber supports

X_{tot}/X_0 : Total material budget


Process modification: simulation

[Magdalena Munker](#)


Standard process:




Standard – ALPIDE like sensor



Modified process:



Modified with gap sensor



Expected tracking performance for STCF

[Front. Phys. 19, 14701 \(2024\)](#)

