

# TDAQ Progress of CEPC Detector ref-TDR

Fei Li
On behalf of CEPC TDAQ Group



## **Progress of TDAQ**

- Under revising the document
  - Modified TDR according to IDRC
    - Completed 7/9 recommendations
    - Need more study for leaved 2
      - Fast track trigger
      - Hierarchy trigger -> multiplexer layer
  - Reduced pages from 38 to 33
  - Updated readout windows
    - Specific meeting last Friday at noon.

Chapter	12 Trigger and data acquisition	1
12.1	Overview	1
	12.1.1 Requirements	1
	12.1.2 Overall Design	5
12.2	Level 1 trigger system	7
	12.2.1 Introduction	7
	12.2.2 System architecture	7
	12.2.3 Common trigger board	8
	12.2.4 Trigger control and distribution	9
	12.2.5 Resource estimation	10
	12.2.6 Trigger menu	10
12.3	High level trigger system	11
	12.3.1 Introduction	11
	12.3.2 High level trigger algorithms and software	13
	12.3.3 GPU usage in the HLT	13
	12.3.4 FPGA usage in the HLT	14
12.4	Trigger simulation and algorithms	14
	12.4.1 Physics signatures and trigger primitives with sub-detectors	14
	12.4.2 Sub-detectors trigger algorithms	15
	12.4.3 Global trigger algorithms	18
12.5	Data acquisition system	19
	12.5.1 Architecture design	19
	12.5.2 Detector data readout	21
	12.5.3 Dataflow software	22
	12.5.4 Online software	23
12.6	Detector control system	24
	12.6.1 Requirements	25
	12.6.2 Common control design	26
	12.6.3 Detector safety control design	27
	12.6.4 Environmental monitoring design	28
12.7	Experiment control system	29
	12.7.1 Introduction	29
	12.7.2 Requirements analysis	29
	12.7.3 Architecture design	29
	12.7.4 Module design	30
12.8	Summary and outlook schedule	32
Refere	ences	33

### Raw Event Size and Data Rate

- Confirmed time windows for each subdetector + 1 clock uncertainty
  - VXD 200 ns (not confirmed), ITK/OTK 30 ns, TPC 34 us, Muon 100 ns
  - Ecal 150 ns, Hcal 3000 ns
- Raw event size 1.8/1.3 kB for Higgs/Low Z(readout data rate 67/130 GB/s)

	vextex	itk	otk	tpc	ecal	hcal	muon	total
signal width	200	30	30	34000	150	3000	100	
time window	223	53	53	34023	173	3023	123	
higgs full data(Gbps)	1983.88	17.36	98.70	56.03	2445.12	751.20	0.72	5353.00
kB/bunch	185.06	1.62	9.21	5.23	228.09	70.07	0.07	499.35
kB/event	185.06	1.62	9.21	642.86	228.09	770.82	0.07	1837.72
Readout data rate(Gbps)	74.03	0.65	3.68	257.14	91.24	308.33	0.03	533.97
low Z full data(Gbps)	7828.95	25.91	170.06	60.97	3470.40	1255.63	0.72	12812.64
kB/bunch	81.55	0.27	1.77	0.64	36.15	13.08	0.01	133.47
kB/event	326.21	0.27	1.77	311.85	108.45	575.50	0.02	1324.06
Readout data rate(Gbps)	313.16	0.26	1.70	299.37	104.11	552.48	0.01	1032.70

## backup

## **Data Rate Updated**

- Updated to alignment current beam background with electronics
  - Readout: 30.1 and 23.6 GB/s @ZH and low lumi. Z
  - Storage: 0.5 and 2.7 GB/s @ZH and low lumi. Z
  - None safety factor at TDAQ but 1.5 at electronics

Operation phase Condition	Higgs	I Z (12.1 MW)	W	II Z (50 MW)	$tar{t}$
Luminosity $(10^{34}/cm^2/s)$	8.3	26	26.7	95.2	0.8
Background data size/bunch crossing (kbyte)	500	133	-	-	-
Background data rate (Tbyte/s)	0.67	1.6	-	-	-
Physical event rate (kHz)	0.5	10	1.1	40	0.057
L1 triger rate (kHz)	50	120	65	400	2
DAQ readout rate (Gbyte/s)	30.1	23.6	-	-	-
High level trigger rate (kHz)	1	20	2	80	1
Storage event size (kbyte)	500	133	500	200	500
DAQ storage rate (Gbyte/s)	0.5	2.7	1	16	0.5

## **Comments of IDRC second Review**

- The background event rate and event size are the most critical inputs to designing the dataflow requirements for the TDAQ system. The assumptions should be clearly stated and referenced consistently in the different chapters (there are some inconsistencies in the draft document).
- The safety factors used in the design of the system should be made explicit and clearly motivated and documented so that they can be updated and their implications for different systems readily understood.
- Section 12.4 should be moved to come after section 12.6.

#### Recommendations of IDRC second Review

- The data bandwidth requirements into the L1 trigger and between trigger system layers and the number of links required should be motivated. The current plans or assumptions for trigger primitives from each of the Back End Electronics types and their volume should be described. Similarly, the output products of the local trigger layers should be described, along with data bandwidth estimates into the next global trigger layer.
- Update the design of the common trigger board, in particular the bandwidth and input links from the BEEs, to match the information shown in the presentations. Explain the factors leading to the estimated number of trigger boards at each of the three levels.
- The handling of the TPC data stream should be explained in detail.
- •The possibility of using a fast track trigger should continue to be explored, including the potential savings in the HLT from having a lower background from the L1 level.
- The need for RDMA technology for transferring data from the BEE to the HLT should be demonstrated.
- The handling of data flow in the event of full buffers should be described.

#### Recommendations of IDRC second Review

- Consider whether the hierarchy of the L1 trigger could be collapsed into a multiplexer layer directly feeding into a layer with full global trigger primitives in each common trigger board.
- •We recommend categorising the event rate as e+e- physics signal (e.g. ZH, but also two and four fermions, and Bhabha), gamma-gamma interactions and beam backgrounds. The first category aims at full trigger efficiency, the second one is potentially of some interest with much lower priority and the last one must be reduced as much as possible.
- We recommend studying the beam background distribution as a function of energy, multiplicity, polar and azimuthal angle, to develop the most appropriate algorithm to suppress it. The background peaks shown at Fig. 12.10 (i.e. at about 7 GeV for the ECAL Endcap) should be understood.