









# Status and performance of ALICE FoCal pixel layers

Jie Yi (CCNU)

CLHCP 2025 31/10/2025





### Introduction of FoCal

FoCal-E pixel layer simulation based on SystemC

**Data Link** 

**Busy Violation** 


**Exploring Options to Reduce BUSY Violations** 

Regional Trigger

Pixel layer module production test








- FoCal-E
  - Highly-granular, longitudinally-segmented silicon-tungsten (Si+W) electromagnetic calorimeter.
  - 18 pad layers (1  $\times$  1 cm<sup>2</sup>) + 2 pixel layers (29.24  $\times$  26.88  $\mu$ m<sup>2</sup>).
  - Designed for detecting direct photons and neutral pions.
- FoCal-H
  - A metal-scintillator sampling calorimeter (0.6  $\times$  0.6 cm<sup>2</sup>).
  - Constructed from copper grooved plates filled with scintillating fibers.

- During the LHC LS3 period, ALICE will add a new calorimeter detector (Forward Calorimeter, FoCal)
- The TDR was approved by the LHCC in March 2024

Public Notes & Paper:

- TDR (CERN-LHCC-2024-004)
- Letter of Intent (CERN-LHCC-2020-009)




CLHCP 2025 Introduction of FoCal jie.yi@cern.ch 31/10/2025 3



Blue: IB mode

Red: OB master mode


Yellow: OB slave mode




- The pixel layer consists of 22 modules, each containing 6 chip strings.
- The chip strings are divided into Inner and Outer Strings.
- Each string has 15 ALPIDE silicon pixel chips, with a total of 1980 ALPIDE chips per layer.
- Pseudo-rapidity coverage:  $3.2 < \eta < 5.8$ , with full coverage from  $3.5 < \eta < 5.3$ .










- The pixel matrix is divided into 32 readout regions, each read out in parallel. Each pixel equipped with three pixel memories.
- Each region contains 16 pixel double columns and 512 pixel rows

• The pixel memory are connected to the three partitions of the MEB.

The matrix readout duration  $\Delta t_{matrix} = N_{region,max} \times 50$  ns




# System C Simulation Framework




- SystemC is a C++ library used for hardware description
- 'SC\_METHOD' can handle operations that need to be executed in parallel

#### Outer string, 15 alpides




#### Schematic overview on the functionalities of the FoCal-E Pixel Simulation Framework



- Simulate the ALPIDE chip string, providing input and output interfaces for the model.
- In the Pixel Digits, particle xyz coordinates are converted into chip pixel row and column numbers.
- Cluster generation simulates the realistic pixel cluster.







### Continuous setting

Default trigger frequency  $f_{trg} = 100 \text{ kHz}$ 

Default timeframe  $\Delta t_{frame} = 10 \mu s$ 

Inactive strobe time  $\Delta t_{\text{strobe, inactive}} = 1 \, \mu \text{s}$ 


### Impact of Busy Violations:

The chip will skip the trigger.

The pixel hit will be completely lost.

Once a slot in the MEB is freed,

the chip is again ready to receive triggers and take data.



 $t_0$  + 3 $\Delta t_{frame}$ 

jie.yi@cern.ch

 $t_0 + 4\Delta t_{frame}$ 


 $t_0$  + 2 $\Delta t_{frame}$ 


 $t_0 + 5\Delta t_{frame}$ 


 $t_0$  + 6 $\Delta t_{frame}$ 

 $t_0$  +  $\Delta t_{frame}$ 









$$N_{event} = 45000$$
  $\Delta t_{frame} = 10 \ \mu s$   $n_{cl.size} = 4$   $f_{event} = 1 MHz$   $\Delta t_{strobe,inactive} = 1 \ \mu s$   $\sigma_{cl.size} = 1.4$ 

BUSY Violation Rate:

jie.yi@cern.ch

$$r_{\text{BUSYV}}(\text{chip}) = \frac{N_{\text{BUSYV,chip}}}{N_{\text{readout}}}$$

N<sub>BUSYV,chip</sub>: Number of dead frame

 $N_{\rm readout}$ : Total number of readout frames


- The BUSYV rate is around 5%-6% for the innermost chips
- The BUSYV rate decreases sharply as the radius increases.







The bottleneck is regional read-out; high local occupancy (most-occupied region) drives BUSY and violations.









BUSY/violation thresholds scale with the most-occupied region:  $\sim$ 200 $\rightarrow$ BUSY,  $\sim$ 400 (1-frame) /  $\sim$ 600 (2-frame)  $\rightarrow$  violation.


$$N_{event} = 45000$$
  $\Delta t_{frame} = 10 \ \mu s$   $n_{cl.size} = 4$   $f_{event} = 1 \ MHz$   $\Delta t_{strobe,inactive} = 1 \ \mu s$   $\sigma_{cl.size} = 1.4$ 


- A BUSY flag appears when the matrix read-out time exceeds the frame length ( $\Delta t$ \_frame  $\approx 10 \ \mu s$ ).
- Left panel (Events with 1 BUSY flag): single-frame phase. BUSY starts around ~200 hits ( $\approx 10 \ \mu s$ ); BUSY violation emerges around ~400 hits ( $\approx 20 \ \mu s$ ).
- Right panel (Events with  $\geq 2$  BUSY flags): two-frame phase. Occupancy is spread over two frames; violations shift to higher totals, appearing around  $\sim 600$  hits ( $\approx 30 \ \mu s$ ).

Dual x-axis: top = hits in the most-occupied region; bottom = equivalent matrix read-out time ( $\approx 50$  ns per hit).



## Exploring Options to Reduce BUSY Violations





**ALICE FoCal-E Pixel** 

**Preliminary Detector Simulation** 

FoCal AliRoot + ALPIDE SystemC

PYTHIA Min. bias, pp √s = 14 TeV, 1 MHz


 $\Delta$  t<sub>frame</sub> = 10 μs, n<sub>cl. size</sub> = 4, d<sub>grid mask</sub> = 0  $\Delta$  t<sub>frame</sub> = 10 μs, n<sub>cl. size</sub> = 3, d<sub>grid mask</sub> = 0  $\Delta$  t<sub>frame</sub> = 10 μs, n<sub>cl. size</sub> = 4, d<sub>grid mask</sub> = 4


 $\Delta t_{frame} = 10 \mu s, n_{cl. size} = 3, d_{grid mask} = 4$ 

#Links in BUSY violation (cumulative)

 $\Delta$  t<sub>frame</sub> = 10 μs, n<sub>cl. size</sub> = 4, d<sub>grid mask</sub> = 3


 $\Delta t_{frame} = 10 \mu s, n_{cl. size} = 3, d_{grid mask} = 3$ 







Longer frames and a µs-level strobe-inactive make the curves close to 1.0, sharply reducing violations.

Smaller clusters and grid-masking further suppress violations







jie.yi@cern.ch





## Exploring Options to Reduce BUSY Violations





#### How to reduce the cluster size?

Increasing reverse back-bias deepens the depletion region and strengthens the electric field, speeding charge collection and reducing lateral diffusion—so pixel clusters get tighter.


Occupancy-reduction factor: 
$$R = \frac{\text{Occupancy at } |V_{BB}|}{\text{Occupancy at } 0 \text{ V}}$$

As back-bias increases, the normalized hit counts decrease and the occupancy-reduction factor decreases in both layers (meaning stronger reduction), with Layer 5 showing a slightly larger improvement than Layer 10.

Apply a few-volt back-bias to shrink cluster size and occupancy, thereby suppressing BUSY and BUSY-violation; then combine with longer frames, strobe-inactive, and grid-masking for best results.







Each pad-sensor unit can be seen as an ROI whose deposited-energy sum is monitored.

Threshold Triggering (pad layer 4, before pixel layer 5):

- o Pad-trigger primitives are aggregated on the Concentrator board and compared to thresholds.
- o If a threshold is passed, the Concentrator → CRU/RU forwards a regional enable to the control links of the overlapping ALPIDE regions (only those areas are activated).

Triggers are sent only to the overlapping areas between the pad sensor unit and the ALPIDE sensors

Now, Triggers are only sent to ALPIDE near the beam pipe; other channels are disabled.

Regional-trigger zones near the beam-pipe gap (color scale shows BUSY Violation rate at a 10 MeV threshold).


FoCal Dival Publy Violations Plans F

BUSY Violation Rate:


$$r_{\text{BUSYV}}(\text{chip}) = \frac{N_{\text{BUSYV,chip}}}{N_{\text{readout}}}$$

 $N_{
m BUSYV,chip}:$  Number of dead frame

 $N_{
m readout}$ : Total number of readout frames



TriggerRate vs Threshold







#### 1 MHz Event Rate


200 ns Strobe Window (including 50 ns inactive time)


Using 45000 events


Energy Threshold: 10 MeV, 20 MeV, 30 MeV























 CLHCP 2025
 Regional Trigger
 jie.yi@cern.ch
 31/10/2025
 13



# Pixel Layer Module Production Test



### **ALPIDE Chip Production Test**

Test Platform: Production Test Box (PTB) or VCU118

Provides power distribution, slow control, and data readout.


Test Module: Four ALPIDE module (Top1, Top2, Bottom1, Bottom2)


Each module consists of 3 strings, and each string contains 9 ALPIDE chips (total 27 chips per module).


Power Supply: Programmable DC power supplies providing AVDD (analog) and DVDD (digital) rails (common ground).

Control Software: Automated Python test suite (complete\_test\_suite.py)
Used for register checks, analog/digital/threshold scans, and FIFO verification.

Setup procedure for the ALPIDE chip








**ALPIDE Test - Hardware Connections** 

#### Bottom-2 module






# ALPIDE Chip Testing Architecture



ALPIDE Production Test – Overview (Grouped)



```
hardware_health_check.py (Pre-test validation)
     Basic Level: connectivity, register integrity, communication health
     Extended Level: add pattern testing
     Stress Level: add register cycling stress tests.
complete_test_suite.py (Master Orchestrator)
   — registertest.py (3 seconds)
     hslink.py (45 seconds)
     auto_run_analogscan.sh (2 hours)
       analogscan.py
      pixel_stats.py
     digitalscan.py (30 minutes)
     auto_run_thresholdscan.sh (2 hours)
      thresholdscan.py
      threshold_stats.py
     auto_run_fifotest.py (1 hour)
      — fifo.py
      L— sweep_delay_test.py
     alpide_fifo_diagnostic.py (NEW option - 5-15 minutes)
       — SEU Monitoring
        Manchester Encoding Comparison
      — Communication Stress Testing
```


#### **Layered Automation Approach:**

- Level 1: Individual test scripts (registertest.py, hslink.py, etc.)
- Level 2: Test-specific automation scripts (auto\_run\_\*.sh/py)

  Level 3: Complete test suite orchestration (complete\_test\_suite.py)
- **Special:** System health validation (hardware health check.py)

```
bash-4.4$ python complete test suite.py --test-name TEST v5 --board PTB --module BOTTOM2-c8 --string S4 --chips=8 --only-test analog
2025-08-27 16:49:41,188 - INFO - ALPIDE Complete Test Suite Started
2025-08-27 16:49:41,188 - INFO - Test Name: TEST v5
2025-08-27 16:49:41,188 - INFO - Results Directory: /ssdwork/jiyi41006/src/production tests/results/TEST v5
2025-08-27 16:49:41,188 - INFO - Board: PTB, Module: BOTTOM2-c8, String: S4
2025-08-27 16:49:41,188 - INFO - Chips: 8, FIFO Iterations: 20
2025-08-27 16:49:41,188 - INFO - 🔀 Skipping Register Test (not in --only-test list)
2025-08-27 16:49:41,188 - INFO - 💟Skipping High-Speed Link Test (not in --only-test list)
2025-08-27 16:49:41,188 - INFO - Starting: Analog Scan (3 runs)
2025-08-27 16:49:41,188 - INFO - Command: bash auto run analogscan.sh --module BOTTOM2-c8 --string S4 --chips 8 --runs 3
2025-08-27 16:49:41,188 - INFO - 🧰 Showing real-time output for Analog Scan (3 runs)
```

Overall, complete\_test\_suite.py and hardware\_health\_check.py serve as the main controllers of all tests.





# Analog Scan & FIFO Test




#### Analog Scan:

- o Analog Scan measures pixel activity under injected charge and classifies each chip based on noisy and dead pixel counts.
- o The script builds ROOT histograms per column/row, exports CSV summaries, and applies production grading rules.









#### FIFO Test:


- o FIFO Test verifies the ALPIDE offload memory by writing deterministic patterns and reading them back either per-address (SINGLE mode) or per-region (REGION mode).
- o Performs repeated runs, collects logs/CSVs, and aggregates GOLD ratios per chip for production statistics.



#### Lossy frame fraction per run








Since the tests are performed in a laboratory environment, various external factors can affect the measurements.

25

In the lab, the S-curves sometimes produces artifact data that cause the fit to fail. To address this, an additional artifact detection mechanism was implemented in the data processing to ensure result stability.



#### Add an extra card box to cover the whole module

Aluminium cover was not sufficient to shield the chip from ambient light, which caused the noise signals.

The chips should be in the dark room in order to test the threshold scan.







18

#### **BUSY Violation:**

- The overall BUSY violation rate is low (with a maximum of 5%-6%).
- The bottleneck is regional read-out.
- Regional trigger decreases the BUSY violations down to about 0.04%

### **Options to Reduce BUSY Violations:**

- Combine longer frames, strobe-inactive extension, back-bias, grid-masking, and regional trigger to reduce BUSY and BUSY-violation rates.
- Together these optimizations keep  $\ge 95-99\%$  of timeframes within 0–1 BUSY-violating links, even under high-occupancy conditions near the beam-pipe gap.

#### Pixel layer module production test:

- Execute automated register, HSLink, analog, digital, threshold, and FIFO tests on PTB/VCU118.
- Implemented an additional artifact detection mechanism to ensure result stability.
- Tests are progressing in an orderly manner, and the modules evaluated so far exhibit good overall health and stable performance.

In simulation, FoCal ALPIDE chips perform well, and we identified several effective strategies to reduce BUSY violations.

**CLHCP 2025** Summary jie.vi@cern.ch 31/10/2025