



# **CEPC Common Trigger Board Design**

---

**Dong Liu, Jingzhou Zhao , Sheng Dong IHEP**



# ***CONTENTS***

**01 Introduction**

**02 Design Progress**

**03 Summary&Outlook**



# Introduction

## What is Common Trigger Board

- An ATCA Development Platform
- Core component of L1 trigger system, the implementation of trigger algorithms and the testing of data readout bandwidth are both based on this

## Requirements

- High-Speed Data Transfer Performance
- High-Performance Data Processing Capability
- High-Capacity Data Buffering
- Scalability




Figure 1 .CEPC Trigger structure

# Introduction

## Investigation Outcomes

Hardware structure should include:

### ➤ Board Infrastructure

- SoM
- Clock, power
- Storage

### ➤ ATCA Infrastructure

- Backplane connectors
- IPMC
- Power input
- Ethernet switch

### ➤ Payload

- Optical transceivers
- FPGA
- Clocks




Figure 2.HPCN V4 structure(BelleII PXD)

### ➤ High-Speed Data Transfer

- Rocket IO +Optical transceivers
- **QSFP**,Firefly ,Minipod

### ➤ High-Performance Data Processing

- FPGA




Figure 3.Serenity board overview (CMS BEE and Trigger)

### ➤ High-Capacity Data Buffering

- FPGA RAM (tens to hundreds of Mb)
- **DDR4**(8GB-64GB)

### ➤ Board management

- **SOM**
- IPMC

# Design progress

## Hardware structure design

- FPGA for data process
- Optical channel: 10-25 Gbps/ch
- Channel number: 36-48 channels
- Optical Ethernet port: 40-100GbE
- DDR4 for mass data buffering
- SoC module for board management
- IPMC module for Power management




Figure 4. CEPC Common Trigger Board overview

# Design progress

## Component Selection

Table 12: Virtex UltraScale+ Device-Package Combinations and Maximum I/Os

Package Dimensions (mm)	VU3P		VU5P		VU7P		VU9P		VU11P		VU13P		VU19P		VU23P		VU27P		VU29P	
	HP, GTY	HP, GTY	HP, GTY	HP, GTY	HP, GTY	HP, GTY	HP, HD, GTY	HP, HD, GTY	HP, HD, GTY	HP, HD, GTY	HP, HD, GTY									
V5VA1365	35x35															364, 0, 34 <sup>(1)</sup> , 4				
FFVC1517	40x40	520, 40														572, 72, 34, 4				
FSVJ1760	42.5x42.5																			
FLGF1924 <sup>(5)</sup>	45x45								624, 64											
FLVA2104	47.5x47.5		832, 52	832, 52																
FLGA2104	47.5x47.5				832, 52					832, 52										
FHGA2104	52.5x52.5 <sup>(6)</sup>																			
FLVB2104	47.5x47.5		702, 76	702, 76																
FLGB2104	47.5x47.5				702, 76	572, 76														
FHGB2104	52.5x52.5 <sup>(6)</sup>																			
FLVC2104	47.5x47.5		416, 80	416, 80																
FLGC2104	47.5x47.5				416, 104	416, 96														
FHGC2104	52.5x52.5 <sup>(6)</sup>																			
FSGD2104	47.5x47.5				676, 76	572, 76														
FIGD2104	52.5x52.5 <sup>(6)</sup>									676, 76										
FLGA2577	52.5x52.5				448, 120	448, 96	448, 128													
FSGA2577	52.5x52.5						448, 128													
FSVA3824	65x65															1976, 96, 48				
FSVB3824	65x65															1664, 96, 80				





Figure 6 . QSFP(left),K26 SOM(right)

产品型号	JFM98RVU3P	JFM98RVU3PG	JFM98RVU5P	JFM98RVU7P	JFM98RVU9P	JFM98RVU11P	JFM98RVU13P	JFM98RVU19P	JFM98RVU23P	JFM98RVU27P	JFM98RVU29P
对应原厂厂家/型号	Xilinx/KCU3P	Xilinx/KCU3P	Xilinx/KCU5P	Xilinx/KCU7P	Xilinx/KCU9P	Xilinx/KCU11P	Xilinx/KCU13P	Xilinx/KCU19P	Xilinx/KCU23P	Xilinx/KCU27P	Xilinx/KCU29P
逻辑单元数 (K)	802	802	2,046	802	2,046	2,046	2,046	2,046	2,046	2,046	2,046
DSP个数	2,280	2,280	6,840	2,280	6,840	6,840	6,840	6,840	6,840	6,840	6,840
36KB RAM (数量/K)	25.3	25.3	75.9	25.3	75.9	75.9	75.9	75.9	75.9	75.9	75.9
28KB RAM (数量/K)	90.0	90.0	270.0	90.0	270.0	270.0	270.0	270.0	270.0	270.0	270.0
User I/O个数	520	520	448	520	702	702	702	702	702	702	448
SERDES通道数	20	20	60	40	76	76	76	76	76	76	128
封装形式	PCB板载封装 封装形式: FCBGA F1517	PCB板载封装 封装形式: FCBGA F1517	PCB板载封装 封装形式: FCBGA G2577	PCB板载封装 封装形式: FCBGA C1517	PCB板载封装 封装形式: FCBGA B2104	PCB板载封装 封装形式: FCBGA B2104	PCB板载封装 封装形式: FCBGA B2104	PCB板载封装 封装形式: FCBGA B2104	PCB板载封装 封装形式: FCBGA A2577	PCB板载封装 封装形式: FCBGA A2577	PCB板载封装 封装形式: FCBGA A2577
Core工作电压	0.85V										
I/O工作电压	HPD 1.0 - 1.8V										
封装材料	工业级 GJ87400N										
供货时间			2024 Q4	2024 Q1							

Figure 5 .FPGA selection investigation

## Requirement


- Optical transceiver :36-48 channels
- ETH Switch :5 or more ports
- Clock:12 channels at least

## Recommand

- QSFP\*10 (40 channels)
- KSZ9897R(7 ports)
- ZL30274 \*2 (8\*2)
- K26 SOM

# Design progress

## Power design



### IV. Electrical Characteristics

Parameter	Symbol	Unit	Min	Type	Max	Notes
Supply Voltage	Vcc	V	3.135		3.465	
Supply Current	Icc	A			1.5	
Module Total Power	P	W		1.8		

QSFP

Power Rail Name	Supported Voltage Range	Maximum Current	Description
Vcc_SOM	5V (4.75V – 5.25V) 50 mV p-p maximum noise	4A	Main power input to the SOM. Supplies power to on-board power regulators.
Vcc_BATT	1.20 – 1.50V	150 nA – 3650 nA	External battery input for the RTC
Vcc_HPA	1.00V – 1.80V	1.0A	Voltage rail for HPIO bank 66
Vcc_HPB	1.00V – 1.80V	1.0A	Voltage rail for HPIO bank 65
Vcc_HPC	1.00V – 1.80V	1.0A	Voltage rail for HPIO bank 64
Vcc_HDA	1.20V – 3.30V	1.0A	Voltage rail for HDIO bank 45
Vcc_HDB	1.20V – 3.30V	1.0A	Voltage rail for HDIO bank 43
Vcc_HDC	1.20V – 3.30V	1.0A	Voltage rail for HDIO bank 44

SOM

Parameter/Symbol	24002133	Units	Min	Typ	Max	Units
One bank ACTIVATE-PRECHARGE current	iod0	mA	512	480	512	mA
One bank ACTIVATE-PRECHARGE, Word Line Boost, I <sub>q</sub> current	ipw	mA	3232		3232	mA
One bank ACTIVATE-READ-PRECHARGE current	iod1	mA	544	520	544	mA
Precharge standby current	iod2n	mA	400	368	400	mA
Precharge standby ODT current	iod2nt	mA	464	432	464	mA
Precharge power-down current	iod2p	mA	256	240	256	mA
Precharge quiet standby current	iod2q	mA	328	312	328	mA
Active standby I <sub>q</sub> current	iod3n	mA	536	504	536	mA
Active power-down current	iod3p	mA	352	352	352	mA
Burst read current	iod4r	mA	1280	1200	1280	mA
Burst write current	iod4w	mA	1440	1280	1440	mA
Burst refresh current (1x REF)	iod5r	mA	1536	1520	1536	mA
Burst refresh I <sub>q</sub> current (1x REF)	ip5r	mA	176	176	176	mA
Self refresh current: Normal temperature range (0°C to 85°C)	iod6n	mA	160	160	160	mA
Self refresh current: Extended temperature range (0°C to 95°C)	iod6e	mA	216	216	216	mA
Self refresh current: Reduced temperature range (0°C to 45°C)	iod6r	mA	8080		8080	mA
Auto self refresh current (25°C)	iod6a	mA	7272		7272	mA
Auto self refresh current (45°C)	iod6b	mA	8080		8080	mA
Auto self refresh current (75°C)	iod6c	mA	128	128	128	mA
Auto self refresh I <sub>q</sub> current	ip5c	mA	2424		2424	mA
Bank interleave read current	iod7	mA	1680	1480	1680	mA
Bank interleave read I <sub>q</sub> current	ip7	mA	112	96	112	mA
Maximum power-down current	iod8	mA	144	144	144	mA

DDR4

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>Supply Current - Full 1000 Mbps Operation</b>						
I <sub>DD_AH</sub>	AVDDH supply current	VDDIO @ 3.3V		330		mA
I <sub>DD_IO</sub>	VDDIO supply current	Ports 1-5 in 1000BASE-T		80		mA
I <sub>DD_CA</sub>	AVDDL supply current	Ports 6 & 7 in RGMII (1000 Mbps)		460		mA
I <sub>DD_CD</sub>	DVDDL supply current	All ports 100% utilization		750		mA

ETH Switch

Characteristics	Symbol	Min.	Typ. (Note 1)	Max.	Units
Total power, two CMOS REF inputs, Synth1 and six LVDS outputs enable	I <sub>DD33</sub>	—	0.8	—	W
Total current, 3.3V supply (VDD33+VDDOx pins)	I <sub>DD33</sub>	—	160	322	mA
Total current, 1.8V supply (VDD18 pins)	I <sub>DD18</sub>	—	207	519	mA

CLK Fanout

Figure 7. Power Consumption Analysis of On-board Devices

# Design progress



## ■ Power design

Table 1: Summary of Power Consumption Evaluation

Component	Quantity	Voltage (V)	5	3.3	2.5	1.8	1.2	0.85	0.6	MGT_1.8	MGT_1.2	MGT_0.9
SOM	1	Current (A)	4	3		3				1	16	8
QSFP	10	Current (A)		15								
DDR4(8GB)	1	Current (A)			0.4		3.4		1			
FPGA	1	Current (A)				3	0.5	76				
CLK_FAN	3	Current (A)		1.8		3						
SWITCH	1	Current (A)			0.4	0.1	1.3					
PHY	1	Current (A)		0.2								
BUFFER	2	Current (A)		0.6								
Total Current			4	20.6	0.8	9.1	5.2	76	1	1	16	8
Power Consumption			20	67.98	2	16.38	6.24	64.6	0.6	1.8	19.2	7.2

Power Consumption in total : 206W

# Design progress

## ■ Power structure design




Figure 8. Power structure

# Design progress

## ■ Clock distribution design




Figure 9.Clock Distribution structure

## Schematic Design

Schematic design progress

Component	Status	Details
Power	Basic Completion	12->2.5V need to be refined
Clock Distribution	In Progress	Schematic for clock fanout device done
DDR4	Basic Completion	
Ethernet Switch	Basic Completion	
Z1,Z2,Z3 Connector	Basic Completion	
IPMC	In Progress	Interface signals require definition and refinement
QSFP	Basic Completion	
FPGA	In Progress	
SOM	In Progress	Interface signals require definition and refinement
Test and Configuration Interface	Not Started	
System Integration	Not Started	




Figure 10: Schematic Design - Top (DDR4), Bottom (QSFP)

## ■ PCB layout

- FPGA Positioning (Centralized placement)
- High-Speed Interface Arrangement
  - QSFP connector
  - DDR4 connector
  - ETH Switch
- Power
  - -48V-12V Converter Power
  - MGT Power
- IO
  - Backplane connectors
  - RJ45, QSFP





Figure 11 .PCB layout overview

# Summary & Outlook



- The hardware architecture design has been completed
- Primary Components Selection in Progress
  - Clock fan out ,PHY,Eth switch,Power have been selected and validated against design requirements.
  - Some components(e.g., oscillators, sensors,DDR4,) require further specification alignment.
- Schematic Design in Progress
  - Detailed schematic design is underway, with the power subsystem designed .
- Next Phase: PCB Layout & Routing
  - PCB layout and routing shall commence following schematic design sign-off.



# **Analysis of ECAL Barrel Cluster**

---

**Dong Liu, Boping Chen IHEP**

# Cluster Definition

Cluster: groups of contiguous and adjacent calorimeter units with energy deposition above threshold

- Adjacency : 8-connected neighborhood .
- Unit : Supercell
- Seed : A high-energy fired module with a threshold of 0.6 GeV.
- Member : Low-energy fired modules with a threshold of 0.2681 GeV





Figure 7.9





Figure 1: Schematic of ECAL



# Cluster Analysis Process



- **Seed Identification**

Locate modules with deposited energy greater than 0.6 GeV as seeds.

- **Seed Merging**

Merge adjacent seeds into a single set, serving as the starting point for cluster identification.

- **Cluster Expansion**

Starting from the seeds, merge adjacent fired modules (above 0.2681 GeV) into the cluster.

- **Conflict Resolution**

In cases where multiple clusters compete for the same module, assign the module to the cluster whose centroid is closest to the conflicting module.

$$X_c = \frac{\sum X_i \times E_i}{\sum E_i}$$
$$Y_c = \frac{\sum Y_i \times E_i}{\sum E_i}$$

- **Cluster Characteristics**

- Cluster Size
- Cluster Energy Total energy
- Number of Clusters
- Cluster Energy Sum per Event

		1		1		
		2	1	2		
		2	2			
	1	1		1	2	

Seeds are labeled as 2, members are labeled as 1.

- **Physical Processes**

- $ZH \rightarrow \nu\nu\gamma\gamma$  (5,000 events)
- $ZH \rightarrow \nu\nu b\bar{b}$  (10,000 events)

# Cluster Analysis Results




Figure 3. Distribution of cluster counts per event for the  $ZH \rightarrow \nu\nu\gamma\gamma$  process




Figure 4. Distribution of cluster size per cluster for the  $ZH \rightarrow \nu\nu\gamma\gamma$  process




Figure 5. Distribution of cluster energy per cluster for the  $ZH \rightarrow \nu\nu\gamma\gamma$  process




Figure 6. Distribution of total cluster energy per event for the  $ZH \rightarrow \nu\nu\gamma\gamma$  process

Out of 5,000 events, 3,262 satisfy the requirement that the photons from  $H \rightarrow \gamma\gamma$  are directed toward the barrel region.

# Cluster Analysis Results




Figure 7. Distribution of cluster counts per event for the  $ZH \rightarrow vbb$  process




Figure 8. Distribution of cluster size per cluster for the  $ZH \rightarrow vbb$  process

Out of 10,000 events, 6,461 satisfy the requirement that the photons from  $H \rightarrow bb$  are directed toward the barrel region.




Figure 9. Distribution of cluster energy per cluster for the  $ZH \rightarrow vbb$  process




Figure 10. Distribution of total cluster energy per event for the  $ZH \rightarrow vbb$  process

- Preliminary analysis results of the clusters in the barrel region have been obtained
- next step is to analyze the clusters in the endcap region
- The varying sizes of clusters in the endcap region pose significant challenges




Figure 11: Schematic of ECAL endcap


# Design progress



## Power design

Power Consumption Evaluation Summary

Voltage (V)	3.3	1.8	1.2	0.9	0.85
Estimated Current (A)	20	4	16	8	80
Design Maximum Current (A)	30	8	40	15	120



# Design progress



## Power design

Power Rail Name	Supported Voltage Range	Maximum Current	Description
V <sub>CC_SOM</sub>	5V (4.75V – 5.25V) 50 mV p-p maximum noise	4A	Main power input to the SOM. Supplies power to on-board power regulators.
V <sub>CC_BATT</sub>	1.20 – 1.50V	150 nA – 3650 nA	External battery input for the RTC
V <sub>CCO_HPA</sub>	1.00V – 1.80V	1.0A	Voltage rail for HPIO bank 66
V <sub>CCO_HPB</sub>	1.00V – 1.80V	1.0A	Voltage rail for HPIO bank 65
V <sub>CCO_HPC</sub>	1.00V – 1.80V	1.0A	Voltage rail for HPIO bank 64
V <sub>CCO_HDA</sub>	1.20V – 3.30V	1.0A	Voltage rail for HDIO bank 45
V <sub>CCO_HDB</sub>	1.20V – 3.30V	1.0A	Voltage rail for HDIO bank 43
V <sub>CCO_HDC</sub>	1.20V – 3.30V	1.0A	Voltage rail for HDIO bank 44

## SOM 功耗评估

供电电压 (V)	5	3.3	1.8
电流(A)	4	3	3

### IV. Electrical Characteristics

Parameter	Symbol	Unit	Min	Type	Max	Notes
Supply Voltage	V <sub>CC</sub>	V	3.135		3.465	
Supply Current	I <sub>CC</sub>	A			1.5	
Module Total Power	P	W		1.8		

Table 13: DDR4 I<sub>DDQ</sub> Specifications and Conditions – 4GB (Die Revision A)

Values are for the MT40A512M8 DDR4 SDRAM only and are computed from values specified in the 4Gb (512 Meg x 8) component data sheet

Parameter/Symbol	24002133	Units		
One bank ACTIVATE-PRECHARGE current	IDD0	512	480	mA
One bank ACTIVATE-PRECHARGE, Word Line Boost, I <sub>W</sub> current	IPW	3232		mA
One bank ACTIVATE-READ-PRECHARGE current	IDD1	544	520	mA
Precharge standby current	IDD1N	400	368	mA
Precharge standby ODT current	DD1NT	464	432	mA
Precharge power-down current	DD2P	256	240	mA
Precharge quiet standby current	IDD1Q	328	312	mA
Active standby current	IDD3N	536	504	mA
Active standby I <sub>W</sub> current	IP3N	2424		mA
Active power-down current	DD3P	352	352	mA
Burst read current	DD4R	1280	1200	mA
Burst write current	DD4W	1440	1280	mA
Burst refresh current (1x REF)	DD5R	1536	1520	mA
Burst refresh I <sub>W</sub> current (1x REF)	IP5R	176	176	mA
Self refresh current: Normal temperature range (0°C to 85°C)	DD6N	160	160	mA
Self refresh current: Extended temperature range (0°C to 95°C)	DD6E	216	216	mA
Self refresh current: Reduced temperature range (0°C to 45°C)	DD6R	8080		mA
Auto self refresh current (25°C)	DD6A	7272		mA
Auto self refresh current (45°C)	DD6A	8080		mA
Auto self refresh current (75°C)	DD6A	128	128	mA
Auto self refresh I <sub>W</sub> current	IP6X	2424		mA
Bank interleave read current	DD7	1580	1480	mA
Bank interleave read I <sub>W</sub> current	IP7	112	95	mA
Maximum power-down current	DD8	144	144	mA

QSFP:

供电电压 (V)	3.3
电流(A)	1.5*10

DDR4

供电电压 (V)	2.5	1.2	0.6
电流(A)	0.2	1.7	0.5

## Power design

**Summary**

- Total On-Chip Power: 99.6 W
- Junction Temperature: 78.7 °C
- Thermal Margin: 21.3°C / 32.0W
- Effective GJA: 0.5 °C/W
- Power supplied to off-chip devices: 0.350W

Resource	Power (W)	(%)
CLOCK	11.952	12
LOGIC	27.262	27
BRAM	4.457	4
DSP	10.702	11
PLL	0.215	0
MMCM	0.122	0
Other	0.020	0
Hard IP	0.000	0
URAM	0.000	0
I/O	3.893	4
Transceiver		
GTY	30.759	31
Device Static	10.206	10

Source	Voltage (V)	Total (A)
V <sub>DDINT</sub>	0.876	74.394
V <sub>DDINT_IO</sub>	0.876	1.283
V <sub>DDSRAM</sub>	0.876	0.681
V <sub>DDCLK</sub>	1.854	1.164
V <sub>DDCAL_IO</sub>	1.854	0.490
V <sub>DD0 3.3V</sub>	3.400	
V <sub>DD0 2.5V</sub>	2.625	
V <sub>DD0 1.8V</sub>	1.890	1.068
V <sub>DD0 1.5V</sub>	1.575	
V <sub>DD0 1.35V</sub>	1.350	
V <sub>DD0 1.2V</sub>	1.260	0.404
V <sub>DD0 1.0V</sub>	1.050	
MGT V <sub>DDCAL</sub>	1.854	0.720
MGT V <sub>DDIO</sub>	0.927	7.926
MGT V <sub>DDTT</sub>	1.236	15.138
V <sub>DDCAC</sub>	1.854	0.032

供电电压 (V)	0.85	1.2	1.8	MGT_0.9	MGT_1.2	MGT_1.8
电流 (A)	76	0.5	3	8	16	1

TABLE 9-3: ELECTRICAL CHARACTERISTICS: SUPPLY CURRENTS

Characteristics	Symbol	Min.	Typ. (Note 1)	Max.	Units
Total power, two CMOS REF inputs, Synth1 and six LVDS outputs enabled	P <sub>DISS</sub>	—	0.8	—	W
Total current, 3.3V supply (VDD33+VDD0x pins)	I <sub>DD33</sub>	—	160	322	mA
Total current, 1.8V supply (VDD18 pins)	I <sub>DD18</sub>	—	207	519	mA

供电电压 (V)	3.3	1.8
电流(A)	0.6*2	1*2

时钟

## Power design

### SWITCH

Symbol	Parameter	Conditions	Min	Typ	Max	供电电压 (V)	2.5	1.8	1.2
<b>Supply Current - Full 1000 Mbps Operation</b>									
I <sub>DD_AH</sub>	AVDDH supply current	VDDIO @ 3.3V Ports 1-5 in 1000BASE-T Ports 6 & 7 in RGMII (1000 Mbps) All ports 100% utilization		330		电流(A)	0.4	0.1	1.3
I <sub>DD_IO</sub>	VDDIO supply current			80					
I <sub>DD_CA</sub>	AVDDL supply current			460					
I <sub>DD_CD</sub>	DVDDL supply current			750					

### PHY

#### 4.6.2 Current Consumption when using Internal Regulators

**Table 153: Current Consumption REG\_IN**

(Over full range of values listed in the Recommended Operating Conditions unless otherwise specified)

Symbol	Parameter	Pins	Condition	Min	Typ	Max	Units
I <sub>REG_IN</sub>	3.3V Internal Regulator Supply	REG_IN	SGMII to 1000BASE-T with traffic		92		mA
			SGMII to 100BASE-TX with traffic		53		mA
			SGMII to 10BASE-T with traffic		43		mA
			Energy Detect		25		mA
			IEEE Power Down		13		mA

**Table 154: Current Consumption AVDD33**

(Over full range of values listed in the Recommended Operating Conditions unless otherwise specified)

Symbol	Parameter	Pins	Condition	Min	Typ	Max	Units
I <sub>AVDDR</sub>	Analog 3.3V supply	AVDD33	SGMII to 1000BASE-T with traffic		58		mA
			SGMII to 100BASE-TX with traffic		16		mA
			SGMII to 10BASE-T with traffic		32		mA
			Energy Detect		2		mA
			IEEE Power Down		1		mA

供电电压 (V)	3.3
电流(A)	0.2

SUPPLY CURRENT (Static)							
I <sub>CC</sub>	Supply Current	All inputs and outputs enabled and active, terminated with differential load of 100Ω between OUT+ and OUT-. PEM = L		175	215		mA
I <sub>CCZ</sub>	Supply Current - Power Down Mode	PWDN = L, PEM = L		20	200		μA

供电电压 (V)	3.3
电流(A)	0.3*2

# Design progress



## Power design

Table 1: Summary of Power Consumption Evaluation

Component	Quantity	Voltage (V)	5	3.3	2.5	1.8	1.2	0.85	0.6	MGT_1.8	MGT_1.2	MGT_0.9
SOM	1	Current (A)	4	3		3				1	16	8
QSFP	10	Current (A)		15								
DDR4(8GB)	1	Current (A)			0.4		3.4		1			
FPGA	1	Current (A)				3	0.5	76				
CLK_FAN	3	Current (A)		1.8		3						
SWITCH	1	Current (A)			0.4	0.1	1.3					
PHY	1	Current (A)		0.2								
BUFFER	2	Current (A)		0.6								
<b>Total Current</b>			4	20.6	0.8	9.1	5.2	76	1	1	16	8
DESIGN			?	30	?	4/个	40/个	120	2	4	40	15
Power Consumption			20	67.98	2	16.38	6.24	64.6	0.6	1.8	19.2	7.2

LTM4705 LTM4630 18\*2 LTM4644 LTM4637 LTM4644 mlx120 tps51200 PJT004 mlx040 fplx015

待确定:

5\*2

20

4\*3+4

ltm4671