
Draft v0.3.1

CEPC Reference Detector Technical Design Report

Version: 0.3.1 build: 2025-06-12 19:37:26+08:00



Draft v0.3.1 CONTENTS

43		2.3.1	Tracking System	26
44		2.3.2	PFA-oriented Calorimeter System	30
45		2.3.3	Muon Detector	32
46		2.3.4	Solenoid Magnet and Return Yoke	32
47		2.3.5	Machine Detector Interface and Luminosity Measurement	33
48	2.4	Summ	ary	33
49	Refer	ences .		34
50	Chapte	r 3 Ma	chine Detector Interface and Luminosity Measurement	36
51	3.1	MDI 1	ayout	36
52	3.2		omponents	36
53		3.2.1	Central beam pipe	36
54		3.2.2	Final Focusing system	41
55	3.3	Beam	induced backgrounds	43
56		3.3.1	Introduction	43
57		3.3.2	Experiences at BEPCII/BESIII	47
58		3.3.3	Mitigation methods	51
59		3.3.4	Final results	53
60	3.4	Lumin	nosity measurement	55
61		3.4.1	Introduction	55
62		3.4.2	Fast luminosity monitor	57
63		3.4.3	Beam position monitor	59
64		3.4.4	Design of LumiCal	60
65	3.5	Summ	ary and Future Plan	67
66		rences		
67	Chapte	r 4 Vei	rtex Detector	70
68	4.1	Detect	for overall design	70
69		4.1.1	Vertex detector design specification	70
70		4.1.2	Detector layout	72
71		4.1.3	Background estimation	77
72	4.2	Sensor	rs and electronics design	79
73		4.2.1	Sensor technology overview	79
74		4.2.2	Stitched sensor prototype design	80
75		4.2.3	Backend electronics and cables	88
76	4.3	Mecha	anics, cooling and services	88
77		4.3.1	Mechanics	88
78		4.3.2	Cooling	91
79		4.3.3	Services	92

Draft v0.3.1

80	4.4	Align	ment and calibration	. 93
81		4.4.1	Initial mechanical alignment and reference alignment system	. 93
82		4.4.2	Track-based alignment	. 94
83		4.4.3	Real-time monitoring	. 95
84	4.5	R&D	efforts and results	. 96
85		4.5.1	CMOS pixel sensor JadePix series	. 96
86		4.5.2	MAPS TaichuPix series	
87	4.6	Perfor	mance	
88		4.6.1	Hit number and efficiency	. 102
89		4.6.2	Resolution	
90		4.6.3	Performance under sensor failure scenarios	. 105
91		4.6.4	Performance with beam background	. 106
92	4.7	Sumn	nary and future plan	. 107
93	Refere	ences		. 108
94	Chante	r 5 Sil	icon Trackers	110
95	5.1		silicon tracker (ITK)	
95	3.1	5.1.1	ITK design	
96		5.1.2	Readout electronics	
		5.1.3	Mechanical and cooling design	
98		5.1.4	HV-CMOS pixel sensor	
99		5.1.5	Future plan	
100	5.2		silicon tracker (OTK) with precision timing	
101	3.2	5.2.1	OTK design	
102		5.2.1	Readout electronics	
103		5.2.2	Mechanical and cooling design	
104		5.2.3	AC-LGAD sensor	
105		5.2.4		
106			LGAD readout ASIC	
107	5.2	5.2.6	Future plan	
108	5.3	5.3.1	y and alignment	
109			• •	
110	<i>5</i>	5.3.2	Track-based alignment	
111	5.4		background estimation	
112		5.4.1	Hit rate estimation for beam background	
113		5.4.2	ITK tolerable hit rate	
114	<i>5 </i>	5.4.3	OTK tolerable hit rate	
115	5.5		mance	
116		5.5.1	Performance of the barrel region	
117		5.5.2	Performance of the forward region (endcap)	. 174

Chapter 4 Vertex Detector

The CEPC vertex detector is a crucial component of the tracking system, designed to provide excellent spatial resolution and ultra-low material budget for precision vertexing and flavor tagging.

A high-granularity low-mass design based on Monolithic Active Pixel Sensor (MAPS) has been proposed and selected as the CEPC vertex detector baseline, in order to achieve an excellent impact parameter resolution while maintaining low power consumption and air cooling compatibility. The MAPS technology allows for sub-5 μ m spatial resolution and minimal dead zones, with a target material budget of less than 0.15% radiation length (X_0) per layer, ensuring high tracking performance without compromising the calorimeter and timing detector coverage.

The CEPC vertex detector consists of several concentric cylindrical layers surrounding the interaction point and is finely segmented in both the longitudinal and transverse directions. This layout is optimized to provide full solid angle coverage and to ensure efficient reconstruction of secondary and tertiary vertices.

This chapter is organised in the following structure: the overall design considerations are outlined in Sec. 4.1, followed by the design on detector layout along with estimates of the background rate and radiation dose in this layout. Detailed sensor and readout technologies are presented in Sec. 4.2, Mechanics and cooling design as well as service design are presented in Sec. 4.3. R&D of key technology are presented in Sec. 4.5 to support the baseline design of the CEPC vertex detector. The detailed simulation of expected detector performance and detector alignment strategy are presented in Sec. 4.6. Finally, The summary and future plan are presented in Sec. 4.7.

4.1 Detector overall design

4.1.1 Vertex detector design specification

The CEPC is designed to operate at higher collision frequencies, accommodating multiple collision modes. In its initial 10 years, the plan includes running at 240 GeV in the Higgs boson factory mode and at 90 GeV in the Z boson factory mode. Specifically, the collision frequency for the Higgs factory is approximately 1.7 MHz, while the Z boson factory mode operates at about 14.5 MHz during the initial low-luminosity phase and increases to 43 MHz in the later high-luminosity phase. These frequencies significantly exceed the 100 kHz collision frequency of the A Large Ion Collider Experiment (ALICE) experiment, posing challenges in maintaining low power consumption at higher operational frequencies - a critical aspect of the vertex detector chip development for this project. To

My ALICE here?

4.1 Detector overall design

balance power efficiency and timing performance, the CEPC vertex detector is designed with a power consumption limit of below 40 mW · cm⁻² while maintaining a time stamp precision within 100 ns for recorded hits.

Additionally, the CEPC requires the vertex detector to achieve higher spatial resolution, targeting levels between 3 to 5 μ m, and to maintain a low material budget of less than $0.15\%~X_0$ per layer. This capability is essential for studying the properties of the Higgs particle, particularly its decay channels involving bottom and charm quarks, and for exploring potential new physics phenomena. The performance of the vertex detector directly impacts the physics objectives of the CEPC.

To meet the requirements mentioned above, the vertex detector has selected 65 nm technology as the baseline for chip development. Preliminary simulations and tests based on the first CEPC vertex detector prototype indicate that the power consumption at low luminosity Zmode operation for the 180 nm technology is larger than 60 mW/cm². This level of power dissipation exceeds the air cooling capacity of the vertex detector, resulting in sensor temperatures surpassing the operational upper limit of 30 °C. To address this critical issue, the vertex detector has adopted 65 nm technology as the baseline technology. This choice significantly reduces power consumption and also offers the potential for smaller pixel sizes, thereby enhancing spatial resolution.

During extended runs at the Z-pole, the vertex detector will be subjected to significant radiation exposure and intense beam related backgrounds, requiring sensor technologies with high radiation tolerance, low noise, fast timing, and reliable long-term stability. Additionally, the readout electronics must handle high occupancy and deliver data at rates sufficient to cope with the demanding trigger and data acquisition requirements, all while operating under stringent power and cooling constraints to maintain mechanical stability and minimize distortions. In summary, the key requirements are listed in Table 4.1:

Table 4.1: Baseline Requirements and Overall Vertex Detector Design Parameters

Parameter	Baseline Requirement / Design
Operation Period	First 10 years (Higgs factory + low-luminosity Zrun)
Number of Barrel Layers	6 layers
Layer Radii	\sim 11–40 mm
Material Budget per Layer	$\leq 0.15\% X_0$
Fluence	$\sim 2 \times 10^{14} \text{Neq/cm}^2$ (for first 10 years)
Operation Temperature	$\sim 5^{\circ}\mathrm{C}$ to $30^{\circ}\mathrm{C}$
Readout Electronics	Fast, low-noise, low-power
Mechanical Support	Ultralight structures to minimize mass
Replacement Strategy	Replacement/upgrade after ~10 years
Spatial Resolution	\sim 3–5 $\mu \mathrm{m}$
Power Consumption	$< 40 \text{mW/cm}^2$ (air cooling requirement)
Time stamp precision	$\pm~100~\mathrm{ns}$

Soprate

2365

2366

2367

2370

2376

2377

2378

2382

2383

2384

Regulements

fw design

30°C

My baseline The labout

4.1 Detector overall design

4.1.2 Detector layout

2387

2388

2390

2391

2392

2393

2394

2395

2396

2397

2398

2401

2402

2403

2404

2405

2407

2408

2409

2410

2412

2413

2414

2415

2418

2419

2420

2421

2422

In the baseline layout, shown as Figure 4.1, the first four layers utilize stitching technology, with each layer composed of two semicircular structures spliced together. This technology employs wafer stitching techniques to fabricate large-area sensors that can be integrated directly into a curved geometry. By reducing or eliminating the need for multiple planar tiles and mechanical support frames, curved sensors significantly lower the overall material budget. There is a mechanical gap between the two semicircular structures ranging from 0.2 to 0.5 mm, as shown in Table 4.2. The semicircular structure achieved through stitching technology requires the entire chip to be bent along the phi direction as a half arc corresponding to each radius. The position of different layers determines the arc length of the semicircle, which defines the width of the whole chip. Additionally, to satisfy the covering pole angle of 8.1°, the length of the whole chip is also determined. Due to wafer size limitations, stitching technology cannot be effectively applied to the large-area outer layers. Therefore, we employ conventional double-layer planar CMOS sensors with a ladder design for the 5th and 6th layers as Figure 4.2 shows. With the outter radius of the beam pipe in the CEPC-TDR set at 10.7 mm, the radius of the innermost layer in the vertex detector baseline is designed to be 11.06 mm based on the chip design of the stitching scheme.

A backup detector layout using 3 layer of double-sided ladders with planar CMOS sensors are also considered. The backup layout represents a well-established, more conventional option. It serves as alternative fallback solution if the baseline layout with curved technology encounters unforeseen challenges. However, it introduces additional material and complexity due to the need for mechanical support, overlaps between ladders, and potentially thicker support elements.

Detailed parameters for baseline vertex detector layout and backup detector layerout are provided in Table 4.2. The intrinsic single-point resolution of the chip is derived from the TaichuPix-3 beam current experiments, with a conservative resolution of 5 μm .

Stitching plan in baseline layout On a 300 mm wafer, the stitching plan is designed to meet the layout requirements of the four stitching layers in the baseline scheme. To enhance the design reticle utilization and streamline the process flow, the same chip is used to fulfill the baseline scheme requirements, and the same mask plate is employed. Due to the required arc length and the integer number of instances needed per layer, an instance with a dimensions of $17.277 \times 20.000 \text{ mm}^2$ is used as the Repeated Sensor Unit (RSU)s (see Section 4.2.2). Three layouts are designed on a wafer, with the A/B/C regions of different lengths designed based on the required z-axis length. The preliminary stitching plan of the silicon wafer and the dimensions of each half layer are depicted in Figure 4.3. Each region is composed of repeated sensor units with different rows and columns, and