


CEPC Silicon Tracker Detector

Qi Yan



On behalf of the CEPC Silicon Tracker Group



中國科學院高能物理研究所
Institute of High Energy Physics
Chinese Academy of Sciences

Introduction

- The CEPC tracker system includes several detectors: the Vertex Detector, Inner Silicon Tracker, Time Projection Chamber (TPC), and Outer Silicon Tracker. My presentation will focus on the CEPC Inner Silicon Tracker (ITK) and Outer Silicon Tracker (OTK).
- The ITK employs advanced CMOS sensor technology to achieve precise position measurements for accurate particle trajectory determination.
- In addition to position measurement, the OTK integrates the AC-LGAD semiconductor detector for precision time measurement of charged particles, significantly enhancing particle identification capabilities.



- The CEPC overall track momentum resolution requirement: $\sim 0.1\%$ for momenta below 100 GeV/c.




Baseline Configuration of Sensor for CEPC ITK

■ Monolithic HV-CMOS pixel sensor:

- Large depletion depth and large signal.
- Good timing resolution (a few ns) to tag 23 ns bunches.
- Radiation hard.
- Low materials.
- Cost effectiveness.


■ Key parameters of HV-CMOS pixel sensor for CEPC:

- Process node: 55 nm
- Chip size: 2 cm × 2 cm
- Sensor thickness: 150 μm
- Array size: 512 rows × 128 columns
- Pixel size: 34 μm × 150 μm
- Spatial resolution: 8 μm × 40 μm
- Time resolution: 3-5 ns
- Power consumption: 200 mW/cm²



Latest HV-CMOS COFFEE3 chip
(submitted for tap-out in Jan 2025)


Latest HV-CMOS Pixel Sensor COFFEE3 (1)




COFFEE3 sensor received at the end of May

See details in Yang Zhou's talk

Passive diode array: validation of sensor performance; test result consistent with COFFEE2.





Breakdown voltage: -71V




Responsive to α radioactive source

PLL: A new module for clock synchronization, providing up to 320 MHz output from a 40 MHz input (higher output limited by the test setup).



Latest HV-CMOS Pixel Sensor COFFEE3 (2)




See details in Yang Zhou's talk




DLL

LVDS driver/receiver

In-pixel Coarse-Fine TDC



Typical TOT of laser signal 1-2 μs , consistent with simulation




4 bit header	4 bit CHIP_TS	8 bit LE_coarse	8 bit TE_coarse	6 bit LE_fine	2 bit TE_fine	7 bit Addr_Row	3 bit Add_Col
0 1 1 0	0 1 0 1	0 0 0 1 0 1 1 0	0 1 1 0 1 0 1 1	1 1 0 0 0 0	0 0	0 0 0 0 0 0 1	0 0 0


A valid transmission packet corresponding to a hit

Correct row & column address


ITK Design Based on HV-CMOS Pixel Sensor



- The designed inner tracker comprises three barrel layers and four endcap layers, with a total active area of 20 m² and 47,024 sensors in total.



HV-CMOS sensor prototype (COFFEE3)




HV-CMOS sensor specification for ITK	
Sensor size	2 cm × 2 cm
Sensor thickness	150 μm
Array size	512 × 128
Pixel size	34 μm × 150 μm
Spatial resolution	8 μm × 40 μm
Timing resolution	3-5 ns
Power	200 mW/cm ²
Process node	55 nm



LGAD Sensor Development at IHEP

- The LGAD (Low Gain Avalanche Detector) sensor developed by IHEP achieves both precise position and time measurements under high radiation levels.




IHEP(2019)





IHEP (2020.9)




IHEP (2021.6)






IHEP (2022.5)



Pre-production for ATLAS (2023.7)



Mass production for ATLAS since 2024.6



- In May 2023, CERN selected IHEP in the HGTD sensor tendering process:
 - First time a domestic silicon sensor was chosen by CERN for an LHC experiment.


AC-LGAD for CEPC OTK with Precision Timing

■ Key parameters of AC-LGAD microstrip sensor for OTK:

- Sensor size: $(3-4.5) \text{ cm} \times (3-5) \text{ cm}$
- Strip number: 512 or 384
- Sensor thickness: $300 \text{ } \mu\text{m}$
- Pitch size: $\sim 100 \text{ } \mu\text{m}$
- Spatial resolution: $10 \text{ } \mu\text{m}$
- Time resolution: 50 ps
- Power consumption: 300 mW/cm^2



LGAD (Low-Gain Avalanche Detector)

Segmented gain layer




AC-LGAD (AC-coupled LGAD)

Bulk gain layer (less dead area)



- The read-out electrode is connected to the N++ layer.
- A thin dielectric layer (Si_3N_4 or SiO_2) separates the metal AC pads from the N+ layer.

AC-LGAD Performance: Time and Spatial Resolution







New Developed LGAD Readout ASIC (LATRIC)


The first LATRIC prototype, LATRIC-V0, submitted for tape-out in April, was delivered to IHEP in Aug:

- The ASIC integrates a pre-amplifier, a discriminator, a TDC, and a serializer for data output.
- Tests find that the LSB is 29.8 ps, meeting the 30 ps design goal. The measured TDC power consumption is 0.1 mA (1.2 V) @ 0.5 MTPS (Mega-Trigger Per Second), 0.3 mA @ 1 MTPS, and 0.5 mA @ 2 MTPS, agreeing with the design.


The next 8-channel LATRIC-V1 was submitted for tape-out in October.



OTK Design Based on LGAD Strip Sensor



AC-LGAD prototype (latest submitted)





- ❑ One barrel layer and one endcap layer ($\sim 85 \text{ m}^2$).
- ❑ The latest LGAD sensor was submitted for tape-out in March and waiting for the return.


LGAD sensor specification for OTK

Sensor size	$(3-4.5) \text{ cm} \times (3-5) \text{ cm}$
Strip pitch	$\sim 100 \mu\text{m}$
Spatial resolution	$10 \mu\text{m}$
Timing resolution	50 ps
Power	300 mW/cm^2



Barrel




Endcap



Design Including Cooling and Mechanics (1)





See details in Yujie Li's talk





Design Including Cooling and Mechanics (2)

OTK endcap 1/16 sector



Although water cooling has been adopted as the baseline due to its overall system simplicity, we have recently initiated R&D on CO₂ cooling.




Technical Institute of Physics and Chemistry, CAS
(New CO₂ cooling collaborator)

See details in Yujie Li's talk

Performance

Momentum resolution in the barrel region:




$$\left(\frac{\sigma_{p_t}}{p_t}\right)_{\text{Si}} = ap_t \oplus \frac{b}{\beta\sqrt{\sin\theta}}$$



$$\left(\frac{\sigma_{p_t}}{p_t}\right)_{\text{TPC}} = as_1p_t \oplus \frac{bs_2}{\beta\sqrt{\sin\theta}}$$

$$\left(\frac{\sigma_{p_t}}{p_t}\right)_{\text{Combined}} = \frac{1}{\sqrt{\left(\frac{\sigma_{p_t}}{p_t}\right)_{\text{Si}}^{-2} + \left(\frac{\sigma_{p_t}}{p_t}\right)_{\text{TPC}}^{-2}}}$$

where $a = 2.1 \times 10^{-5}$, $b = 2.2 \times 10^{-3}$, $s_1 \approx 4$, and $s_2 \approx 0.6$.



Full simulation: systematic study of the tracker design and its performance




Momentum resolution in the endcap region:

$$\frac{\sigma_{p_t}}{p_t} = \frac{a'p_t}{(\tan\theta)^2} \oplus \frac{b'}{\beta\tan\theta\sqrt{\cos\theta}} \oplus \frac{c'\sqrt{p_t}}{\sqrt{\beta}(\tan\theta)^{\frac{3}{2}}(\cos\theta)^{\frac{1}{4}}}$$


where $a' \approx 1.1 \times 10^{-5}$, $b' \approx 1.1 \times 10^{-3}$, and $c' = 1.2 \times 10^{-4}$

R&D Plan Following the Ref-TDR

■ HV-CMOS pixels:





■ AC-LGAD strips+ASIC:



Development of the mechanical and cooling systems is progressing in parallel, with the goal of delivering a prototype detector by the end of 2027.

Next HV-CMOS Sensor R&D

- The latest developed prototype sensor, COFFEE3, integrates two readout architectures:
 - A readout architecture using only NMOS within the pixel, supported by a triple-well process.
 - A digital CMOS (NMOS + PMOS) readout architecture within the pixel, which requires a quadruple-well process with an additional deep P-well.
- COFFEE3 has preliminarily validated the design of both analog and digital components, including:
 - Pre-amplifier, discriminator, in-pixel TDC, PLL, serializer, etc
- The next stage will mainly address process-related issues:
 - The currently used low-resistivity wafer ($\sim 10 \Omega\cdot\text{cm}$) has a shallow depletion depth ($\sim 10 \mu\text{m}$), resulting in a low S/N ratio (the current MIP signal is $\sim 1120 e^-$).
 - The triple-well process currently in use cannot fully support complete in-pixel CMOS circuitry (both PMOS and NMOS): signal crosstalk.




See details in Yang Zhou's talk

Cooperation with a new foundry on the use of high-resistivity wafers ($>1000 \Omega\cdot\text{cm}$) and the implementation of a quadruple-well process. A new tape-out is planned for the end of 2025.


Next LGAD Sensor R&D

- The LGAD microstrip sensors are toward larger sizes, aiming for ultimate position and time resolution, as well as lower power consumption. The latest sensor tape-out was submitted in March, and the sensors will return soon:

- Strip lengths: 1 cm, 2 cm, and 4 cm
- Strip pitch sizes: 100 μm , 200 μm , and 500 μm
- Electrode widths: 25 μm , 50 μm , and 100 μm
- Optimized EPI thickness to reduce sensor capacitance (correlated with power consumption)
- Process optimization (n+ layer dose) for better spatial resolution



- The next trenched-structure LGAD developed with SIMIT&SITRI is an essential step toward the ultimate LGAD design, as the capacitance has been greatly reduced to achieve the target power consumption. The sensor layout is already close to its final design and planned to tape-out recently.




Introducing isolated structure


$$C = \epsilon_0 * \epsilon_r * A \downarrow / d$$

See details in Mei Zhao's talk

LGAD layout submitted in March



LGAD layout for tape-out with trench design (to be submitted)





Next LGAD Readout ASIC (LATRIC-V1) R&D

- The design of the new 8-channel LATRIC-V1 chip has been completed and was submitted for fabrication in mid-October.


See details in Xiongbo Yan's talk

LGAD and LATRIC Combined Test

- The combined test of the LGAD and LATRIC ASIC is currently on going:
 - The first test board, integrating two LATRIC (V0) chips and one LGAD sensor, has been fully designed and fabricated.
 - The DAQ firmware supporting high-speed data readout of LATRIC is ready.
 - Laboratory setups for laser and β -source measurements, used to evaluate time and position resolutions, have been completed.
 - The complete beam test is schedule for mid-2026 .




laser setup




β -source setup

加紧固定
放置放射源
固定准直杆





KCU105

Kintex UltraScale
XCKU040-2FFVA1156E Device



Two-Phase CO₂ Cooling and Mechanical Module Development

- We aim to develop the first two-phase CO₂ cooling system prototype by mid-2026, in collaboration with the Technical Institute of Physics and Chemistry (TIPC), CAS. This prototype is designed to be compact and portable, capable of handling a nominal heat dissipation power of 2 kW (up to 4 kW), with a CO₂ inlet temperature adjustable between $-40\text{ }^{\circ}\text{C}$ and $20\text{ }^{\circ}\text{C}$, and a temperature control accuracy of $<0.5\text{ }^{\circ}\text{C}$. Key components includes:
 - Two-stage cascaded cooling (Freon–CO₂ or Methanol–CO₂)
 - Accumulator (hydraulic type selected)
 - Pump (gear pump selected)
 - Pressure regulating valve
- We have recently established a dedicated mechanical team develop a high-quality, lightweight carbon-fiber mechanical structures integrated with cooling. This effort aims to establish a complete in-house carbon fiber production chain at IHEP, covering the entire process from design to manufacturing. It will support the R&D activities and the delivery of realistic detector mock-ups.




See details in Yujie Li's talk

Our Research Team


■ Currently active: 29 institutes, 50 staff, and 50+ postdocs & students

Shanghai Institute of Microsystem and Information Technology, CAS
(New semiconductor collaborator, together with foundry SITRI)

Technical Institute of Physics and Chemistry, CAS
(New CO₂ cooling collaborator)



中国科学院微电子研究所
INSTITUTE OF MICROELECTRONICS OF THE CHINESE ACADEMY OF SCIENCES







张江实验室
ZHANGJIANG LABORATORY



山东高等技术研究院
SHANDONG INSTITUTE
OF ADVANCED TECHNOLOGY




上海交通大学
SHANGHAI JIAO TONG UNIVERSITY



We welcome collaboration with partners worldwide.

Summary

- The complete design of the CEPC Silicon Tracker and the latest R&D progress have been presented.
- Our next major focus will be on R&D, aiming key technology achievements and prototype detector development. Ongoing efforts in sensor technology, readout electronics, mechanical prototypes, and cooling systems are steadily advancing toward this goal.
- These advancements are crucial to meet the stringent performance requirements of the CEPC Silicon Tracker and ensuring the overall success of the CEPC project.



Thank you for your attention!



中國科學院高能物理研究所
Institute of High Energy Physics
Chinese Academy of Sciences

Development of a System on Chip (SoC)

- ASIC development is costly, offers limited configurability, and difficult to implement on-chip algorithm integration. System-on-Chip (SoC) architectures—including CPU, memory, bus, and peripherals—represent the future trend of ASIC development. RISC-V-based ASICs offer unique advantages in flexibility and rapid iteration, enabling better support for the diverse requirements of HEP experiments, as well as configurable control and complex on-chip algorithms. The first RISC-V chip developed was submitted for tape-out in October, with testing planned next. The next R&D phase will focus on radiation-hardening, full integration with the LATRIC ASIC, and further applications in system-level control, front-end on-chip computing, and AI integration for HEP experiments.

➤ Core (Tiny RiscV)



- RV32IM Core
- 3 stage pipeline
- CoreMark/MHz = 2.4

➤ JTAG Interface

- OpenOCD support
- GDB debugging support

➤ Peripherals

- 4 KB ROM, 32 KB RAM
- Supports multiple serial communication protocols, such as I2C, UART, and SPI
- Integrated sensor data processing and UDP forwarding



- 55 nm process technology
 - Frequency 50 MHz
 - Size 1020 x 1196 um
 - Supply Voltage 1.2 V
 - Characterization will be performed in Q1 2026
- See details in Cui Yuxin's talk