


Sensor Development for LHCb Upstream Pixel Tracker

Cheng Zeng 曾程 (Institute of High Energy Physics, CAS)
On behalf of COFFEE team



CMOS SENSOR IN
FIFTY-FIVE NM PROCESS

- LHCb Upgrade II requires tracker with better radiation hardness and spatial resolution.



Upstream Pixel Tracker for LHCb Upgrade II

Area: $\sim 8 \text{ m}^2$


Radiation hardness: $\sim 3 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$

Bunch timing: 25 ns

Time resolution: $3 - 5 \text{ ns}$

Power consumption: $\sim 200 \text{ mW}/\text{cm}^2$

- HVCMOS advantages:
 - Monolithic Active Pixel Sensor (MAPS), Excellent spatial resolution.
 - Large deep n-well as charge collection node. Fast charge collection.
 - Enclose readout circuit inside deep n-well. Great radiation tolerant.



Sensor cross section

CMOS sensOr in Fifty-FivE nanometer procEss chips

- Targeting to achieve full-size, full function chips meeting the LHCb UP Tracker requirements in few years.

- COFFEE1: Validate the 55 nm low leakage process
- COFFEE2: Explore and validate the 55 nm HV-CMOS process
- COFFEE3: Validate the readout circuit structures and core performances



CMOS SENSOR IN
FIFTY-FIVE NM PROCESS




COFFEE1
2023.4

COFFEE2
2024.1


COFFEE3
2025.6

COFFEE4
2026


COFFEE5
2027



Quarter
chip






COFFEE1 Brief Result



COFFEE1 chip, $3 \times 2 \text{ mm}^2$, verify the feasibility of 55 nm process. **NIMA 1069 (2024) 169905**




Pixel area
P-stop
DNW gap




COFFEE1 chip floorplan

Sensor cross section Schematic design of COFFEE1 in-pixel circuit


Breakdown Voltage: $\sim -9\text{V}$, Leakage: $\sim \text{pA}$, Capacitance: $150 \sim 200 \text{ fF}$, Laser response



COFFEE2 chip, $3 \times 4 \text{ mm}^2$, the first HVCMOS chip in 55 nm process, triple-well structure



COFFEE2 chip floorplan







Sensor cross section

- Section 1: 32 rows $\times$ 20 columns pixels matrix, with sensor and in-pixel circuit. Studying for in-pixel charge sensitive amplifier (CSA), CMOS and NMOS comparator design for process validation. **JINST 20 (2025) C10011**
- Section 2: Passive diode, real validation of sensor.
- Section 3: 26 rows $\times$ 26 columns pixels matrix, with digital readout periphery for novel electronics structure study. **JINST 20 (2025) C03023**


Section 2, Passive diode

- Breakdown Voltage: $\sim -70\text{V}$
- Leakage: $\sim 10\text{ pA}$
- Capacitance: $30\sim 40\text{ fF}$ at -70V
- After $\sim 10^{14}\text{ n}_{\text{eq}}/\text{cm}^2$ radiation
 - Leakage raise to $\sim 1\text{ nA}$

JINST 20 (2025) C10011





C-V curve for 1 and 8 pixels, not fully depletion when breakdown




Section 1

- Charge injection test: **JINST 20 (2025) C10011**
 - CSA work well
 - CSA response curve consistent with simulation



In-pixel electronics:



CSA output vs V_{inj}






CSA response curve



Section 1


- Laser test : **JINST 20 (2025) C10011**
 - NMOS comparator work well
 - Crosstalk happen when CMOS comparator on
 - Power supply noise from the digital circuitry couples through the N-well of the PMOS bulk terminal to the signal collection electrode (DNW).






Section 1

- Radioactive sources test: **JINST 20 (2025) C10011**

- ^{55}Fe (5.9 keV X-ray), Gaussian fit
 - $\mu \sim 49 \text{ mV} \sim 1640 \text{ e}^-$
 - $\sigma \sim 4.9 \text{ mV} \sim 160 \text{ e}^-$
- ^{90}Sr (β -source), Landau fit
 - MPV: $\sim 34 \text{ mV} \sim 1120 \text{ e}^-$
 - Depletion depth: $\sim 10 \mu\text{m}$



Bench setup:



Section 3

- Charge injection test: **JINST 20 (2025) C03023**

- CSA work well

- Radioactive sources test:

- ^{55}Fe (5.9 keV X-ray), Gaussian fit

- $\mu \sim 73 \text{ mV} \sim 1640 \text{ e}^-$





- $\sigma \sim 2.6 \text{ mV} \sim 58 \text{ e}^-$

- ^{90}Sr (β -source), Landau fit



- MPV: $\sim 50 \text{ mV} \sim 1100 \text{ e}^-$

- Depletion depth: $\sim 10 \mu\text{m}$


Test setup:



COFFEE3 chip, $3 \times 4 \text{ mm}^2$, peripheral digital readout and function modules, design for future quadruple-well process



Sensor cross section







Future quadruple-well process, add a deep p-well under n-well, reduce cross-talk between n-well and deep n-well.

- Architecture 1: NMOS comparator and CSA, for current triple-well process
- Architecture 2: CMOS comparator and CSA, for future quadruple-well process
- Peripheral digital readout matched with the pixel array
- Peripheral function modules: DLL, LVDS, PLL
- Passive diodes: same design as COFFEE2 chip, pixel areas are the same as architecture 1 and 2, for further study of sensor and process.

Passive diode


- Breakdown Voltage: $\sim -70\text{V}$
- Leakage: $\sim 10\text{ pA}$
- Not fully depletion when breakdown
- Capacitance: $\sim 100\text{ fF}$ at -70V

Bench setup:





Phase locked loop (PLL) module

- Design for synchronizing the clock among chips and back-end electronics
- Voltage-Controlled Oscillator (VCO) and frequency multiply functions work well within the range up to 640 MHz



Bench setup:




Pixels matrix array test system

Test platform based on Caribou system

PC + ZC706/ZCU102 + Caribou board + chip carrier board


Caribou system architecture



Control and Readout (CaR) board



Feature	Description	DRD3
Adjustable Power Supplies	8 units, 0.8 – 3.6 V, 3 A	
Adjustable Voltage References	32 units, 0 – 4 V	
Adjustable Current References	8 units, 0 – 1 mA	
Voltage Inputs to Slow ADC	8 channels, 50 kSPS, 12-bit, 0 – 4 V	
Analog Inputs to Fast ADC	16 channels, 65 MSPS, 14-bit, 0 – 1 V	
Programmable Injection Pulsers	4 units	
Full-Duplex High-Speed GTx Links	8 links, <12 Gbps	
LVDS Links	17 bidirectional links	
Input/Output Links	10 output links, 14 input links, 0.8 – 3.6 V	
Programmable Clock Generator	Included	
External TLU Clock Reference	Included	
External High-Voltage (HV) Input	Included	
FEAST Module Compatibility	Supported	
FMC Interface to FPGA	Included	
SEARAY Interface to Detector Chip	320-pin connector	

Resources for various target applications




Peripheral circuit

- Data **LVDS** transceiver works up to 640 MHz supporting to 1.28 Gbps data transmission








- Delay Locked Loop (**DLL**) delivers clock phase delay as expected







Architecture 1 test

- CSA working as expected with charge injection
- End of column readout function validated



Architecture 2 test



- CSA and comparator working as expected
 - CSA and comparator output is clear
 - Typical time over threshold (TOT) of laser signal is consistent with simulation
- ^{55}Fe signal can be seen




Architecture 2 test

- Full readout chain works well with laser test
 - Only unmask pixel column 0, row 1

Sensor → in-pixel CSA and comparator → End of column readout circuit





- HVCMOS prototyping chip in 55 nm process for UP
- Many encouraging results from COFFEE chip:
 - Breakdown Voltage > -70 V, leakage ~ 10 pA
 - Sensor, in-pixel CSA and comparator, digital circuit work well
- Future plan:
 - Using high resistance wafer
 - Quadruple-well process