





Current testing results of sensing diode, PLL, NMOS comparator and readoutout circuit of COFFEE3 pixel MAPS prototype for CEPC

Boxin Wang¹, Weiguo Lu¹, Xiaomin Wei², Yang Zhou¹, Leyi Li^{1,3}, Xiaoxu Zhang^{1,4}, Mengke Cai¹, Yuman Cai¹, Zhiyu Xiang¹, Cheng Zeng¹, Zijun Xu¹, Jianchun Wang¹, Yiming Li¹

¹Institute of High Energy Physics, CAS, Beijing 100049, China ³Shandong University, Qingdao, Shandong 266237, China

²Northwestern Polytechnical University, Xi'an 710129, China ⁴Nanjing University, Nanjing 210093, China



Introduction

COFFEE3 prototype chip were fabricated with 55-nm HV-CMOS process to aim for the requirements of CEPC inner tracker. COFFEE3 including 4 sectors: 1) passive sensing diode array; 2) standalone PLL block; 3) right pixel matrix with in-pixel CSA and half part of discriminator, while other circuits at the end of column (EOC); 4) left pixel matrix with full in-pixel CSA, discriminator, TDC, while readout circuit at the end of column.




Fig1. Layout of COFFEE3 chip. Test results of the right sector are reported in this poster.


The readout out architecture of sect.3 has less cross-talk effect between digital and analog circuit, which is more suitable with the current triplewell HV-CMOS process. The sect.4 could handle higher hit density rate, while need more R&D effector. The current testing results of the first 3 sectors are presented in this poster.

Main Results

Passive sensor diode IV & CV results

The passive diode array consists of two 3×3 sub-arrays, featuring pixel size of 45×145 μm² and 40×100 μm², corresponding to left and right pixel matrix, respectively. The results from sub-array 2 are presented, with its CV curve offset by a parasitic capacitance of ~247 fF.

- IV test: breakdown at ~ -70 V. Leakage current is ~ 140 pA at -70 V.
- CV test: single pixel has capacitance of ~50 fF at -70 V due to depletion. The involement of deep-p-well significantly increases pixel capacitance by ~100 fF.






Fig5. IV test results. (a) and CV test (b) of single pixel in sub-array 2, which includes both with- and without-p-well design

COFFEE3 Test System

IV & CV test system

PC + Source Meter + homemade HV bias adapter + bare chip




Fig2. Sketch of IV & CV test system

PLL test system

PC + power & signal supply + dedicated chip test board





Fig3. Sketch of PLL test system

Pixel Matrix test system

PC + FPGA Board + Caribou Board + Dedicated Chip Carrier Board



- H. Liu et al., Development of a modular test system for the silicon sensor R&D of the ATLAS Upgrade, Journal of Instrumentation 12 (2017) P01008. - https://caribou-project.docs.cern.ch/

Caribou is a versatile and modular DAQ system designed for prototyping sili

PLL test results

PLL on COFFEE3 is designed for synchronization between the clock and data, as well as between multiple chips. It was designed to supply output square wave with frequency of up to 640 MHz at working voltage of 1.2 V.

- Standalone VCO: with analogue power reaches 1.7 V exclusively, stable 640 MHz output can be obtained.
- Frequency multiplication: $4\times$, $8\times$ and $16\times$ at 40 MHz input square wave.




Fig5. PLL test results. (a) Standalone VCO test, frequency-voltage curve of VCO; (b) 4, 8 and 16 times frequency multiplication with 40 MHz square wave as input.

Pixel matrix test results

COFFEE3 right pixel matrix applies NMOS for in-pixel comparator only, and CMOS process for other front-end electronics. Comparator is consist of two half parts, NMOS half in pixel and CMOS half in EOC.

- Charge Sensitive Amplifier (CSA): CSA is working as expected with both charge injection and laser. Observed TOT is $\sim 5 \mu s$ for injection and $\sim 2.5 \mu s$ for laser.
- Laser & EOC readout test: In-pixel part of comparator works as expected, and induced EOC digital readout with pixel address can be successfully decoded.




Fig5. Function test of right pixel matrix of COFFEE3. (a) CSA response to charge injection; (b) CSA response to laser hit; (c) comparator response and digital readout of laser hit; (d) maginified digital readout waveform and data format.

Summary & Outlook

Preliminary tests using charge injection and laser confirmed that all core functions are performing as designed. COFFEE3 is dedicated to verifying the readout circuit and the core performance of a 55nm HV-CMOS technology for high-energy physics detectors. Upcoming tests will include TDAC, irradiation, and refined performance evaluations.