



ASIC development plan and status

Wei Wei

On behalf of the CEPC Electronics study team




中國科學院高能物理研究所
Institute of High Energy Physics
Chinese Academy of Sciences

Content

- **Overview status of the ASIC development**
- **Plan updates**
- **Updates for the data interface development**
- **Updates for the DC-DC controller development**

Reminder of the Overall framework






- Common subsystems (data buffering, aggregation, transmission; powering)
- Full ASIC design for on-det electronics for rad-tolerance
- A common BEE hardware, configurable for individual subsystems.
- TDAQ interface is (probably) only on BEE





Reminder of the Sub-Det readout Elec.



- All sub-det readout electronics were proposed based on this unified framework, maximizing the possibility of common design usage.



ECAL



ASIC development & teams

Name	Application	Functional	Foundry & technology	Similar chips	Leading person	Development team	Headcounts	Past tapeout times
Taichu	VTX	VTX-Stitching	Towerjazz 180nm (65nm)	MOSAIX	Wei Wei (IHEP)	NPU, CCNU, SDU, NJU	18	3
TEPIX	TPC	Pixel TPC	TSMC 180nm (65nm)	Timepix3/4	Zhi Deng (THU)	IHEP	5	2
COFFEE	ITK	HVCMOS	SMIC 55nm HV	MightyPix	Yiming Li (IHEP)	ZJU, NPU, DMU, SDU, NJU	20	3
LATRIC	OTK	LGAD-TOF	SMIC 55nm	ALTIROC	Xiongbo Yan (IHEP)	CCNU, WTU, HPU	19	1
SIPAC	SiPM ASIC	ECAL, HCAL, Muon	SMIC 55nm	HGCROC, SPIROC	Huaishen Li (IHEP)	CCNU, NPU	11	1
FEDI	Common Elec	Data Link	SMIC 55nm	lpGBT	Di Guo (CCNU)	IHEP, NPU, USTC, WTU, HPU	25	1
OAT	Common Elec	Optical	SMIC 55nm	VTRx+	Di Guo (CCNU)	IPAS, IHEP	6	0
FEDA	Common Elec	Data Aggr.	SMIC 55nm	lpGBT	Di Guo (CCNU)	IHEP, NPU	6	0
PAL	Common Elec	DC-DC	SMIC 180nm HV	bPolx	Jia Wang (NPU)	IHEP, USTC, TECHORILUX	10	1


Plan updates

■ The “new” chips:

- Tapeout with 2 MPWs (V0, V1), with channel functionality in current ver.
- Following exactly the TDR schedule for the development, no modification
 - LATRIC(OTK)
 - SIPAC(SiPM)
- Tapeout with 1 MPW, another in manufacture, bugs understood
 - PAL (DC-DC convertor)
- Main chip in design, to be tapeout in July, delayed due to complexity
 - FEDI (Data Interface)
 - FEDA (Data Aggregation) and OAT (Opto- module) prototype version tapeout, to be tested

Detailed design on Data Transmission

Figure 11.2





- Pre-Aggregation ASIC (FEDA): Intend to fit with different front-end detector (different data rates/channels)
- GBTx-like Data Link ASIC (FEDI): Bidirectional serdes ASIC including ser/des, PLL, CDR, code/decode ...
- Array Laser Driver ASIC (ALDD) + TIA ASIC (ATIA) + Customized Optical module (OAT)


Recent tapeout for the data interface

❖ ASIC Design Status


- FEDA: Full digital flow design with added receiver, driver, and IO
- ALDD: 4-channel VCSEL Array driver
- ATIA: 4-channel PD Array receiver



Layout of one channel of ATIA




Top layout of the serializer (optimizing)




Top layout of ALDD

Overall layout for the October tapeout (about 2.75 blocks)




Simulated eye diagram of a single channel in ALDD




Simulated eye diagram (outputs of the LAs) of a single channel in ATIA at 2.77 Gbps

ASICs Design and Test Status of Data Link


ASICs or modules	Status	Results
Front-End Data Interface (FEDI)	Design ongoing (2026.7.7)	Sub-modules are almost done; careful verification is ongoing.
Front-End Data Aggregator (FEDA)	Preparing for testing: wire bonding	
Array Laser Diode Driver (ALDD)	Preparing for testing (module fabrication)	
Array TransImpedance Amplifier (ATIA)		
IIC master and slave	Preparing for testing: wire bonding (in FEDA)	The slave module has already been verified in the previous version.
SPI master and slave	Testing	The slave module works normally, while the master is in testing.




FEDA chip
1.3×1.4mm²



ALDD chip
1.75×1.9mm²



ATIA chip
1.75×1.9mm²




SPI master and slave chip

ASICs Test Status of Data Link


❖ ALDD-ATIA test plan

- Two steps: electrical tests of ATIA and ALDD, followed by an optical test.




❖ FEDA test plan

FEDA IOs



Test Firmware Block Diagram of FEDA



Design on powering distribution and module

Structure of the power distribution system

Design spec summarized from Sub-Det

Preliminary rad-tol. of COTS GaN verified






Figure 11.20 Table 11.11

	Nominal	Range
Input V	48V	36V-48V
Output V	1.2V	1.2V、3.3V
Output Current	10A	
Output ripple	10mVpp	
Efficiency	85%	80%-85%-80% (light-nom -heavy)
Dimension	50mmX20mmX6.7mm	Including cooling & shielding
TID	5 Mrad (Si)	
Magnet	3T	




Proposed design of BUCK DC-DC convertor



PAL Series

Figure 11.21

DC-DC controller development in 2025






R&D new progress
Not in TDR

- 1st version of PAL (DC-DC controller) taped out on April 1st , SMIC 180nm 40V-HV
 - Received in Oct.
- The power module design (by using COTS) parallelly in progress
 - Magnet proof, compact size is the main constraint
 - However, suspended due to the lack of budget


Tapeout in 2025 with on-chip power transistor

- Micro-photo of chip and testing board




DC/DC convertor test with onchip LDMOS


Measurement results of the built-in bandgap and regulators



Reference voltage (750mV)



Supply analogue/digital power for controller (1.8V)




Supply power for the LDMOS driver (5V)


- A bandgap reference circuit can provide a stable reference voltage with various input voltages.
- Due to limitations in the all-MOS bandgap architecture, variations exist between different circuit boards, which can be addressed through board-level trimming.
- Measured results demonstrate the built-in bandgap and regulators can work well.
- However, large leakage current detected, while the bug was understood later related to the LDMOS cell

DC/DC convertor test with onchip LDMOS

Measured frequency of the built-in oscillator




Works with internal current source, when RT is floating.




Works with external current source, when RT is 50kΩ


- Frequency changes linearly with the value of RT(0.5-4MHz)
- Test results are consistent with simulation results



Controller with external power transistor@Si




□ 2025年流片



➤ Block B for the external power MOS

Controller with external power transistor@Si

Transient response with load




- $\Delta V_{out}=80\text{mV}@T_r=1\text{ns}$
- Recovery time: 50 μ s、 65 μ s



- $\Delta V_{out}=170\text{mV}@T_r=1\text{ns}$
- Recovery time: 80 μ s、 100 μ s

Controller with external power transistor@Si

Output ripple



Vout ripple@VIN=5V, Iout=2A



Vout ripple@VIN=5V, Iout=4A

Controller with external power transistor@Si


Power efficiency

VIN/V	Iin/mA	Vout/V	Iout/A	PE		VIN/V	Iin/mA	Vout/V	Iout/A	PE
5	224	1.174	0	0		6	248	1.166	0	0
5	344	1.173	0.5	0.000340988	0.340988372	6	357	1.159	0.5	0.000270542
5	496	1.17	1	0.000471774	0.471774194	6	490	1.143	1	0.000388776
5	680	1.174	1.5	0.000517941	0.517941176	6	651	1.143	1.5	0.00043894
5	881	1.156	2	0.000524858	0.524858116	6	819	1.128	2	0.000459096
5	1095	1.148	2.5	0.000524201	0.524200913	6	1027	1.126	2.5	0.000456832
5	1333	1.138	3	0.000512228	0.512228057	6	1214	1.108	3	0.000456343
5	1585	1.131	3.5	0.000499495	0.499495268	6	1436	1.1	3.5	0.000446843
5	1852	1.121	4	0.000484233	0.484233261	6	1655	1.085	4	0.000437059
5	2124	1.113	4.5	0.00047161	0.471610169	6	1897	1.07	4.5	0.000423036
5	2468	1.107	5	0.000448541	0.448541329	6	2013	1.047	5	0.000433433

注：电流加到6A冒烟

Vout	Rout	PE	PE1
1.188	1M	70m	68.9m
	1.2	46.5	47.1
	0.6	59.55	58.3
	0.48	62.73	60.8
	0.24	68.75	64.22
	0.12	/	62.1
	VIN=5V, 仿真效率		

- Bug detected: current consuming due to the ESD problem
- Test efficiency 50%, while in simulation (with ESD) 60%
- Possible power loss at
 - ① Ron=30mΩ
 - ② output DCR=6mΩ × 2
 - ③ conductor DCR=6.6mΩ × 2




Revision tapeout in January


SMIC MPW shuttle on Jan.6

Modifications:


1. Connection of the LDMOS to avoid leakage
2. Correction of the ESD design
3. Improvement of the timing for the power-up
4. Improvement of the layout (2.17*1.48 mm² → 1.38*1.42 mm²)
5. Reserve for a non-esd version, preparing for the irradiation test




Before



After



Timing modification of the power-up



Summary and plan for DC-DC convertor

□ Test summary

Design is functional while performance needs further Improvement

Output ripple: 3-5mV@light load, 10-20mV@heavy load

Output current: Max 6A

Efficiency: ~50%

□ Recent plan

- Using FIB to cut esd for debugging
- Debugging for the crosstalk problem
- Further test with external GaN transistor with designed controller

Summary

- Most new ASICs is progressing with the 1st/2nd tapeout and preparing for the tested and debugging
- Overall schedule currently unchanged, some chip delayed due to the complexity
- Further development may face some difficulties from the budget, especially for collaborators outside IHEP
 - Should find a solution for the shared budget, including not only tapeout, but also man power

The logo for the Circular Electron-Positron Collider (CEPC) features the letters 'CEPC' in a stylized font, with the 'C' being orange and the others white, all contained within a blue oval shape.

CEPC

A 3D architectural rendering of the CEPC detector structure. It shows a large, circular underground cavern with a dark, rocky interior. A series of vertical support pillars are arranged in a circle, supporting a horizontal structure. The cavern is set against a backdrop of a green, hilly landscape under a blue sky with clouds.

**Thank you for your
attention!**



中國科學院高能物理研究所
Institute of High Energy Physics
Chinese Academy of Sciences

Sep. 10th, 2024, CEPC Detector Ref-TDR Review