



Belle II TDAQ system

周启东 (ZHOU Qi-Dong)

Institute of Frontier and Interdisciplinary Science,
Shandong Univ. (Qingdao)

16-17 May 2026, Fudan University
Workshop for two photon physics and new
detection technology



Belle II trigger strategy


- Design requirements: $\sim 100\%$ for $\Upsilon(4S) \rightarrow BB$ (hadronic decay), Tau/Charm, Exotics
 - No dead-time \rightarrow pipeline
 - Single photon trigger
 - Single track trigger
- Max. trigger rate: 30 kHz @ $6 \times 10^{35} \text{ cm}^{-2} \text{ s}^{-1}$
 - Physics trigger ~ 15 kHz
- Latency limit: ~ 5 usec (SVD APV25 buffer structure)
 - A fixed latency of about 4.4 usec
- Event timing resolution: 10 nsec

Process	$\sigma(\text{nb})$	Rate@L= 6×10^{35} (kHz)
Bunch. cross.	-	2×10^5
Beam bkg	-	300-600
Bhabha	44	50
Total \rightarrow L1	-	200350 \rightarrow ~ 15

Process	$\sigma(\text{nb})$	L1@L= 6×10^{35} (kHz)
Bhabha	44	0.35*
Two photon	13	10
Upsilon(4S)	1.2	0.96
Continuum	2.8	2.2
$\mu\mu$	0.8	0.64
$\tau\tau$	0.8	0.64
$\gamma\text{-}\gamma$	2.4	0.019*
Total	67	~ 15


Belle II trigger system

- CDC, ECL: main triggers for tracks and clusters,
- KLM: trigger muon,
- TOP: event timing
- GRL: matching of sub-triggers
- GDL: final trigger decision
- Challenges:
 - low multiplicity trigger vs. background
 - High track trigger vs. crosstalk
 - Drawback of track trigger at endcap
 - Latency budget vs. transmission and logics
 - ...






Belle II DAQ system



- Unified common readout system (except for PXD)
- Unified timing and trigger distribution (TTD) system
- A pipeline readout
- To handle 30 kHz level 1 trigger with ~1% dead time under raw event size of 1 MB



Main electrics of Belle II TDAQ system



Backend readout board



High Level Trigger

Detector sensor


Frontend
Electrics

Belle II UT4




Level 1
trigger board

TTD (FTSW)



Xilinx UltraScale
XCVU080, XCVU160
25 Gbps with 64B/66B





Belle II DAQ readout system

Belle2link:

Unified high speed optical link (2.54Gbps) connected Front-End Electronics and DAQ readout board, data transmission based on Rocket I/O.


Functionalities of readout system

- Belle2link,
- TTD interface,
- Slow control
- Pre event-building, GbE
- Data-formatting
- Data-check




FTSW module for TTD

New readout system using PCIe40



- ◆ Difficult to maintain during the entire Belle II operation period, COPPER has been used for Belle experiment
 - Four different boards
 - Broken parts are increasing (PrPMC CPU, chipset,...)
- ◆ Limitation to improve DAQ performance
 - Bottlenecks of COPPER
 - CPU usage
 - Data transfer speed (1 Gbps)
 - Bottleneck of network output of ROPC (1 Gbps)
- ◆ Future possibility
 - Luminosity & background situation changed
 - For a trigger-less DAQ

Features of Belle II PCIe40 readout system




Board	FPGA family	Optical links	PC interface	Experiment
PCIe40	ALTERA Arria10	48	2 PCIe Gen3 x 8	LHCb, ALICE

21 PCIe40 boards to replace 203 COPPERs
A compact system can be achieved



- **Belle2link protocol:** kept as same functionality, but from Xilinx FPGA port to Intel Arria10 FPGA
- **Event building and formatting:** newly added based on the FPGA logic (on board CPU for COPPER)
- **Slow control:** protocol part moved to software
- **b2tt link(connect to TTD):** new design to handle 48 links
- **PCIe based DMA:** external DMA descriptor controller apart from DMA engine (based on Qsys).

Data processing with DMA




- Event-building
 - Reduction of header and trailer info of each link
 - Data check
 - CRC calculation, mismatch headers among different links
 - Add error-bit flag to the builded event
 - Data transmission rate: 61 Gbits/s

Theoretical maximum data rate is 50 Gb/s
can eventually be increased to 100 Gb/s

Performance of slow control system



- Belle2link was kept the same as COPPER-HSLB system
- 3 slow control access methods for PCIe40 were implemented and tested
 - A7D8 and A16D32 kept the same features as HSLB
 - Streaming file method separated based on packet size; KLM (6 words / pocket), ARICH (100 words / pocket)
- **A16D32 access:**
 - 83 us / access <—> 1 ms / access for HSLB
- Streaming file:
 - 360 KBps (KLM) <—> 350 KBps for HSLB
 - 1-2 sec downloading ARICH firmware <—> 1-2 sec for HSLB
- **Parallel access of slow control + data acquisition with multiple links is working well**
 - It takes the same time for the access w/ and w/o parallel access
- Slow control configuration for FEEs of KLM, TOP, ARICH has been tested and working fine.

Detector	A7D8	A16D32	byte stream
SVD	○		
CDC		○	
TOP		○	
ARICH		○	○ (~3MB)
ECL	○	○	
KLM		○	○






Installation of new readout system

Patch panel



Back view



Front view




Overview of high level trigger system at Belle II

- Full event reconstruction
- Crude calibration constant
- Factor 8 rate reduction
- 13 HLT units, in total 6212 cores (design: 6400 cores)
- Data processing: $\sim 2.1\text{kHz}$ / HLT unit w/ hyper-threading
- Event size at HLT in the last run period: $\sim 150\text{ kB/event}$


Concept of HLT processing



Region Of Interest (ROI)




- PXD event size = 1MB/event, 10 times larger than the rest of detectors
- Region of interest method is effective to reduce the data size
- ROI
 - Tracking software running on HLT nodes
- PXD event data size reduced by 1/10 with ROI
 - In addition, trigger rate reduced by 1/3 with HLT ROI




Storage system

- STORE: online rawdata storage; a part of HLT farm
 - 32~48 threads CPU with three 40TB RAID units
- ERECO: express reconstruction system for online data quality monitoring (DQM), especially for vertex detectors and physics features
- ZeroMQ connections with HLT skim flags



Trigger Timing Distribution system

- TTD construct based on the Frontend Timing SWitch (FTSW) module (Virtex 5 FPGA)
- Serial protocol called b2tt (Belle II Trigger Timing) via LAN cable (254 Mbps)




NOT the newest version

Functionally of TTD system

- Distribute **clock** to FEE, PCIe40 and trigger systems
- Distribute **utime**, **ctime**, **exp/run/subrun/event numbers** to FEE
- Distribute **trigger**, **trigger type** and **time-stamp** to FEE
- Distribute **revolution signal** and **injection veto** to FEE
- Various **reset** to **all** or **single** FEE
- **Dead-time generator** for flow-control to minimize dead-time
- Collect **back pressure** and **error** from FEE and COPPER
- Drive a **global** run, or drive multiple **local runs** in parallel
- **Mask** some of the connected FEEs, COPPERs and HSLBs
- **JTAG** programming of FPGAs on FEE
- General **event data** to EB, in addition to distributed event info

Slow control system



- NSM2 (network shared memory version 2) custom made package
- EPICS: widely used in SuperKEKB, etc.
 - **IOC** (input output controller) to provide **PVs** (process variables) and channel access, which is the way to access PVs
- GUI: previously designed w/ CS-Studio, just moved to Phoebus

Operation panel for sub-detector

Mask/unmask scheme

- Check / uncheck
- Save & Apply Mask to active

TTD link status DMA FIFO DMA transmit data size

TTD clock status

- Program PCIe40 firmware
- Resume for operation automatically

The screenshot displays the operation panel for a sub-detector, organized into several functional areas:


- RC_SVD (Run # 18):** Includes status (NOTREADY), buttons (LOAD, ABORT, BOOT), and sub-modules (STORE_RSVD, RC_HLT_RSVD, SVD, TTD_SVD).
- SVD (Run # 20):** Includes status (RUNNING), buttons (STOP, ABORT, BOOT), and sub-modules (SVDR, RSVD1-5).
- FTSW # 66 (RUNNING):** Includes buttons (resetft, staff) and trigger parameters (Trigger type: poisson, Trigger limit: -1, Dummy rate: 1000 [Hz], Max time: 130003 [us], Max trig: 10).
- RC_HLT_RSVD (Run # 11):** Includes status (NOTREADY), buttons (LOAD, ABORT, BOOT), and sub-modules (HLTIN_RSVD, HLTOUT_RSVD, EB1_RSVD, HLTWK14_RSVD, HLTWK15_RSVD, HLTWK16_RSVD, DQM_RSVD).
- STORE_RSVD (NOTREADY):** Includes run type (svd), input (eb2rx), and monitoring graphs for Event rate, Flow rate, Event size, Event counter, File size, and # of files.
- Channel Status Tables:** Three tables show the status of Belle2link-channels (0-11) for rsvd1, rsvd2, and rsvd3. Each table includes columns for Hostname, TTD, DMA, DMA [kBytes], Size [Bytes], Rate [MB/s], and Program PCIe40. Arrows point to specific cells in these tables, such as the TTD and DMA status for channel 0.

Load & Apply Mask Save & Apply Mask

Belle2link mask status Belle2link up/down status FIFO usage on PCIe40 length FIFO usage No. of events

Monitoring system

- Elasticsearch: distributed, JSON-based, and fast search and analysis engine
- Logstash and beats: data shipper/converter
- Kibana: web-interface for visualisation
- Elastalert: third-party package for alerting



Control room

Accele. status

Event display

Log viewer

Monitoring

DQM

Run Control

HV control



Summary

- Belle II DAQ system was designed to handle 30 kHz level 1 trigger
- A unified readout system was designed based on COPPER/PCIe40 module for common readout of sub-detectors (except PXD)
- A unified trigger timing distribution for a pipeline trigger control, etc.
- Region Of Interest (ROI) is used to reduce PXD data (1/10)
- 13 HLT units (6212 cores) prepared for data processing, based on the ZeroMQ frame
- Storage and express reconstruction build also ZeroMQ frame
- Efficient monitoring system developed via Elastic stack
- Data-taking was running stably with new PCIe40 based readout system
- Belle II data-taking efficiency close to 90%



Backup

Features of high level trigger system

- An open-source package for the general message passing
- It supports N-to-1 and 1-to-N connection with a variety of connection style including load-balanced pipeline



- Based on the event-by-event parallel processing implemented in Belle2 Analysis Framework (basf2)



Belle II DAQ system

- Unified common readout system (except for PXD)
- Unified timing and trigger distribution (TTD) system
- A pipeline readout
- To handle 30 kHz level 1 trigger with ~1% dead time under raw event size of 1 MB

