





南昌大学
NANCHANG UNIVERSITY

2026.06.25

整体框架图




单个像素
内部框架图





修改电路结构







锁存器结构



南昌大学
NANCHANG UNIVERSITY



是否要将半个传
输门改为整个传
输门?






4像素单元电路结构



南昌大学
NANCHANG UNIVERSITY





电路仿真结果



南昌大学
NANCHANG UNIVERSITY

Wed Jun 17 17:57:18 2026 1

Transient Response

Name

/APLSE

/CON_CLK

/CON_DATA

v /APLSE_EN; tran (V)

v /APLSE_ENB_0; tran (V)

v /NEXT_DATA_0; tran (V)

/LOAD_C

/LOAD_M

/PIXIN

/READ

/IN<3>

/IN<2>

/IN<1>

/IN<0>

/ADDR<1>

/ADDR<0>

/NEXT_HIT

