





4D Semiconductor Tracking Detector R&D for CEPC/FCC-ee


34th International Workshop on Vertex Detectors
@Stoos, Switzerland.

23 July 2026

JiaJian Teoh on behalf of CEPC Silicon Tracker Group.
IHEP, CAS

CEPC

CIRCULARELECTRON POSITRON COLLIDER




AGORA

ADVANCED GLASS OPTIMIZED RESEARCH APPARATUS

CEPC/AGORA Detector


Sub-system	Technologies
Beam pipe	Beryllium, ϕ 20 mm
LumiCal	Silicon tracker + LYSO crystals
Vertex	Si Pixels: CMOS MAPS + stitching
Inner tracker (ITK)	Si Pixels: CMOS MAPS 55-nm
Gas detector	TPC with high granularity
Outer tracker (OTK)	AC-LGAD $\rightarrow$ TOF
ECAL	4D transverse crystal bars
HCal	Glass scintillator, SiPM + Fe
Magnet	LTS Solenoid
Muon	Plastic scintillator bars, SiPM
TDAQ	Conventional
Back-end electronics	Common



[1] **CEPC Technical Design Report -- Reference Detector**

Overall Silicon Tracking System Performance Requirements

- The tracking system must achieve $\delta p/p \sim 0.1\%$ for $p < 100 \text{ GeV}/c$ to resolve kinematic details of Higgs boson decays and electroweak processes.
- Silicon microstrip/pixel detectors provide **sub-10 μm impact parameter resolution**, enabling efficient b/c-jet tagging through secondary vertex reconstruction
- **Outer layer timing resolution $< 50 \text{ ps}$** , together with primary ionization counting in TPC (dN/dx), should enable $\pi/K/p$ separation at 3σ up to $20 \text{ GeV}/c$




Layout of the Silicon Vertex & Tracker

Sensor & ASIC Requirements

Vertex Detector

Monolithic Active Pixel Sensors (MAPS)


- Base on stitched bent MAPS
- Spatial Reso.: $3\text{-}5\mu\text{m}$
- Material budget per layer: $0.15\% X_0$
- Power consumption: $< 40\text{ mW/cm}^2$



Inner Tracker

HV-CMOS MAPS


- Chip size: $2\text{ cm} \times 2\text{ cm}$
- Array size: 512×128
- Pixel size: $34\mu\text{m} \times 150\mu\text{m}$
- Process : 55nm
- Time reso.: $3\text{-}5\text{ns}$
- Spatial reso.: $8\mu\text{m} \times 40\mu\text{m}$



Outer Tracker


AC-LGAD Microstrip

- Timing resolution: $< 50\text{ps}$
- Position resolution: $< 10\mu\text{m}$
- R&D in progress



LATRIC Readout ASIC


- 55nm CMOS
- 128 channels
- Power dissipation per ASIC 1.5 W
- Maximum jitter 30 ps at 16 fC






Following slides: Current R&D status and plan

TaichuPix-3 R&D Efforts


- Completed the 1st engineering run in a 180 nm CMOS process
 - Full-scale chip: TaichuPix-3, received in July 2022 & March 2023
- TaichuPix-3 beam test @ DESY




6-layer of TaichuPix-3 telescope. Each layer consists of a TaichuPix-3 bonding board and a FPGA readout board




TaichuPix3 Vertex Detector Prototype Beam Test @ DESY II





6 double-sided ladders



Beam spot (2cm x 2cm) clearly visible on the hit maps of multiple layers of vertex detector




Beam spot




Ladder prototype with readout system.

Vertex Detector Baseline Layout



- 3 double-layer ladders layout is the alternative option
- Baseline: 4 single layer of bent stitched MAPS + 1 double layer ladders
 - Advantage: 3~5 times smaller material budget compared to alternative options
 - Inner layer: one/two bent MAPS structures spliced together
 - Outer layer: double layer ladder (target $\sim 0.15\% X_0$ per layer)



Dummy wafer has been bent to a radius of 12 mm (requirements is 11mm)



The arrangement of stitching frames on a 300 mm wafer



Choice of Technology for Stitched MAPS R&D

- Collaborate with new foundry: [SK Hynix System Fab](#) in Wuxi China
- [HC90L offers 90 nm CIS, different epi/resistivity options, stitching feasibility, and relatively low NRE cost.](#)
- Cost effective option with stitching combability, candidate technology for vertex detector in future collider
- The [first engineering run should validate the process](#) before attempting stitched sensors.
- Propose [3-4 years research program](#) should end with a clear technology-readiness decision.



Requirements vs. CIS
technologies from
domestic candidate

	Requirements	TPSCo 65 nm	HLMC 55 nm	HC90L
Feature size	55 – 90 nm	65 nm	55 nm	90 nm
Epitaxial layer thickness	10 - 25 μm	10 μm	3-5 μm	4 – 8.5 μm (default) Can be changed to 20 μm
Resistivity of epi-layer	> 1 $\text{k}\Omega\cdot\text{cm}$	~130 $\Omega\cdot\text{cm}$	Low resistivity ~10 $\Omega\cdot\text{cm}$	30-50 $\Omega\cdot\text{cm}$ (default) Can upgraded to 5 $\text{k}\Omega\text{cm}$
Availability of deep N-well	Yes	Yes	Yes	Yes
Availability of deep P-well	Yes	Yes	Yes	Optional
Numbers of metal layers	> 6	Max. 7	Max. 5	Max. 5
Availability of stitching	Yes	Yes	Yes	Yes
Cost (NRE)		~7.0 M RMB	~6.0 M RMB	2~3 M RMB

Seeking for collaboration for R & D using HC90L CIS technology → [Zhijun Liang's report in the 5th DRD3 Week @ Bucharest](#)

COFFEE 3 HVCMOS Pixel Chip For The Inner Tracker





- The latest COFFEE 3 sensor, submitted for tape-out in Jan 2025 and received in May 2025.
- Tape-out in 55nm HVCMOS process includes a matrix of design variants
 - Passive diodes for sensor study (IV, CV)
 - IP validations: PLL, DLL, LVDS driver/receivers etc.
 - **'CMOS matrix': digital TDC in pixel**
 - for high hit density processing capability ($>100 \text{ Mhz/cm}^2$)
 - for lower power dissipation
 - 'NMOS matrix': limited design flexibility yet no crosstalk using 3-well process



JINST 21 (2026) C04075




COFFEE 3 Beam Test

- Beam test campaigns @ CERN SPS 120GeV hadron beam
 - May 2026 with DRD3
- Device under test:
 - COFFEE3: two chips tested
 - Focused on left (CMOS) array, double column 1
- COFFEE was alive in beam! The full readout chain of a full column works
- More analysis needed for an estimation of resolution
- Plan for future beam tests
 - More timing study / DAC tuning for a more uniform response
 - lower noise




Process Modifications

- Limitation of the current foundry:
 - No access of high-resistivity wafers, leads to
 - Small depletion, large capacitance, low S/N ratio
 - Triple-well process → cross-talk between sensor (deep-n) and PMOS circuit, lead to voltage changes in the deep N-well
- New foundry to carry on future R&D:
 - Add Deep-PW & Very-deep-NW;
 - Change doping rules
 - Replace wafer: from $10 \Omega \cdot \text{cm}$ --> $1\text{k}/2\text{k}/4\text{k} \Omega \cdot \text{cm}$;





CHiR (COFFEE-HiRes)


- CHiR's design goals:
 - Priority is to validate the process with high-res wafers (1k/2k/4k Ohm*cm)
 - Study radiation effects of simple components with or w/o radiation hardening
 - To validate basic IP not affected by process modification ("Five-well process")
- Submitted in Jan 2026
 - First batch with 2kOhm cm wafer expected back in July
 - Iteration within fab in ~2 months for the rest
- Future MPW planned in early 2027 if tests positive



AC-LGAD and LATRIC For The Outer Tracker




- **AC-LGAD with long strip** been submitted for fabrication in April 2025,
 - Strip lengths: 1 cm, 2 cm, and 4 cm
 - Strip pitch sizes: 100 μm, 200 μm, and 500 μm
 - Electrode widths: 25 μm, 50 μm, and 100 μm
 - Isolated structure design and EPI thickness (50 μm, 80 μm) to reduce sensor capacitance
- **Optimize N+ doping concentration to improve position resolution** (two wafers delivered in May 2026)





Sensor Characterization with a ^{90}Sr Beta Source


DUT Strip sensor (W4-AC-D9, 2 cm)




DC-pad sensor (W4-DC-D6)
Time resolution 36 ps





Sensor Characterization



A1 and A2 are the waveform amplitudes of the seed (maximum amplitude) strip and the second strip, respectively.





The time resolution ~65 ps, which is 20% better than the beta test (~80 ps), as Landau fluctuations in dE/dx are absent in the laser measurements.






Strip Sensor Spatial Resolution with MIP-Equivalent Laser (0.02% Intensity)

A_1 and A_2 are the waveform amplitudes of the seed (maximum amplitude) strip and the second strip, respectively.

5 μm per scanning step
1000 waveforms per step




Strip sensor (W4-AC-D9, 2 cm):
Open window of 50 μm between
2 strips.




The latest tape-out optimized n^+ strip sensor (W4-AC-D9: 2 cm, pitch 100 μm , 50 μm electrode width, and n^+ dose = 0.1 p) achieved a spatial resolution of 9.4 μm .

AC-LGAD Readout ASIC, LATRIC-1


- The second version readout ASIC, **LATRIC-1**
 - Submitted for tape-out in October 2025
 - The channel pitch is **100 μm** .
 - **8 channels**: Four channels integrate the analog front-end and TDC. The other four channels consist of TDCs connected to differential pulse receivers.
- Performance optimizations include:
 - An enhanced analog front-end with **increased preamplifier gain** to improve the signal-to-noise ratio.
 - **Refined encoder logic**, addition of an **event builder and timestamp functionality**, etc.



Tests find that the **LSB is ~ 30 ps**, meeting the **30 ps design goal**.




LATRIC1 layout






The latest designed LATRIC1-Sensor Integration Test Board

LATRIC0 (Single Channel) and Sensor Combined Test




Time difference measured with two LATRIC0 chips



Beta- equivalent laser intensity studies are ongoing.

AC-LGAD and LATRIC R&D Timeline

■ LGAD sensors are evolving toward improved process, larger size, higher performance, and lower power consumption



■ LGAD readout ASIC, LATRIC, is being developed towards multi-channels

Summary

- The R&D of the CEPC/AGORA Silicon Trackers is progressing rapidly.
- Sub-detector development spans a spectrum of maturity: from initial prototype R&D, through design refinement.
 - Vertex: TaichuPix Stitched MAPS
 - Ladder based prototype has been built and tested, [next step is develop sensor with stitching technology](#)
 - Inner Tracker: COFFEE HVCMOS
 - COFFEE3 lab & beam tests proves most of the design functionalities
 - **CHiR1** submitted with [improved process & high-res wafers](#), paving the way for future development with better performance
 - Outer Tracker: AC-LGAD + LATRIC Readout ASIC
 - Preliminary timing and position resolution studies with laser and beta source
 - [More testing and characterization needed, feedback to optimize the next sensor & ASIC design.](#)

Additional Slides



CEPC Vertex Detector Requirement

Parameter	Design
Spatial Resolution	$\sim 5 \mu\text{m}$
Detector material budget	$\sim 0.8\% X_0$
First layer radius	11.1 mm
Power Consumption	$< 40 \text{ mW/cm}^2$ (air cooling requirement)
Time stamp precision	100 ns
Fluence	$\sim 2 \times 10^{14} \text{ Neq/cm}^2$ (for first 10 years)
Operation Temperature	$\sim 5^\circ\text{C}$ to 30°C
Readout Electronics	Fast, low-noise, low-power
Mechanical Support	Ultralight structures
Angular Coverage	$ \cos \theta < 0.99$

TaichuPix3's Pixel architecture – Analog


- Digital-in-Pixel scheme: in pixel discrimination & register
- Pixel analog is derived from ALPIDE (and benefit from MIC4 for MOST1)
 - As most of ATLAS-MAPS sensors' scheme
- Biasing current has to be increased, for a peaking time of $\sim 25\text{ns}$ for 40MHz BX @ Z pole
- Consequence:
 - Power dissipation increased
 - Faster CIS process has to be used
 - With faster charge collection time, otherwise only fast electronics is of no meaning

[D. Kim et al 2016 JINST 11 C02042](#)



Delay time of FASTOR with respect to the pulse injection vs. injected charge. The delay time was measured by the timestamp of a step of 25 ns.


TaichuPix sensor architecture



- **Pixel 25 μm $\times$ 25 μm**
 - Continuously active front-end, in-pixel discrimination
 - Fast-readout digital, with masking & testing config. logic
- **Column-drain readout for pixel matrix**
 - Priority based data-driven readout
 - **Time stamp added at end of column (EOC)**
 - **Readout time: 50 ns for each pixel**
- **2-level FIFO scheme**
 - L1 FIFO: de-randomize the injecting charge
 - L2 FIFO: match the in/out data rate between core and interface
- **Trigger-less & Trigger mode compatible**
 - **Trigger-less: 3.84 Gbps data interface**
 - Trigger: data coincidence by time stamp, only matched event will be readout
- **Features standalone operation**
 - on-chip bias generation, LDO, slow control, etc.

CHiR1 chip


- Can be diced into a number of chips serving various goals
- Passive sensor validation:
 - (A) 20 arrays of 3x4 passive pixels with diff guard ring designs, each can be diced into individual 1x1 mm² chip
 - Pixel size: 38 μ m x 175 μ m
- Pixel array design
 - (B) 9 variations of in-pixel frontend designs
 - (C) main pixel array of 256 x 64 pixels; similar as COFFEE3 with readout data format compatible with 32-bit UP spec
- IP validations
 - (D) necessary analog IPs: PLL, DLL, LVDS transceivers ...
 - (E) alternative small pixel arrays
 - (F) digital modules and transistors for TID and SEE studies






AC-LGAD Readout ASIC, LATRIC

The first LATRIC prototype, LATRIC-V0:

- Fabricated using a 55nm CMOS process
- Has a pre-amplifier, a discriminator, a TDC, and a serializer for data output.
- Tests find that **the LSB is ~30 ps**, meeting the 30 ps design goal.
- Power consumption remains **below 6.24 mW per channel** at 1 MHz event rate, with the **TDC core consuming 0.36 mW**



LATRIC-V0 layout




Voltage	1.2 V
Channel	128
Channel pitch	$< 100 \mu\text{m}$
Senor capacitance	8 pF
Power dissipation per area	300 mW/cm^2
Power dissipation per ASIC	1.5 W (Occupancy $< 1\%$)
e-link driver bandwidth	43.33 Mbps or 86.67 Mbps
Temperature range	-40°C to 40°C

Table 5.11: Geometrical, environmental, electrical, and power requirements for the LATRIC ASIC

Maximum leakage current	5 μA
Single channel noise (ENC)	$< 10000 \text{ e} = 1.6 \text{ fC}$
Cross-talk	$< 10\%$
Threshold dispersion after tuning	$< 10\%$
Maximum jitter	30 ps at 16 fC
TDC contribution	$< 30 \text{ ps}$
Time walk contribution	$< 10 \text{ ps}$
Minimum threshold	4 fC
Dynamic range	16 fC–50 fC
TDC conversion time	$< 23 \text{ ns}$

Table 5.12: Performance requirements for the OTK ASIC. The values given for the noise, minimum threshold, and jitter have been specified considering a detector capacitance $C_d = 8 \text{ pF}$.


AC-LGAD Pre-Amplifier Board Optimization



10cm x 13cm

V1: 4-Channel LGAD Pre-Amplifier Board:


- Provides high-voltage bias for LGAD sensors.
- Four signal readout channels
- ~100× amplification per channel



13cm x 13cm

V2: 8-Channel LGAD Pre-Amplifier Board:


- **Increased number of channels**
- **Extended high-voltage pads** for better compatibility with strip sensors
- Optimized HV pad geometry with cut-outs to improve particle detection efficiency



10cm x 13cm

V4: 8-Channel Double-Sided LGAD Pre-Amplifier Board:

- **Double-sided** to support different LGAD types (pixel and strip)
- Optimized routing with **equal-length traces** for all 8 channels
- Reduced board thickness to ~5 mm







10cm x 13cm




V3: 8-Channel LGAD Pre-Amplifier Board

- Reduced board size for better integration
- Simplified power connectors for easier cabling
- **Optimized HV pad cut-out geometry** to further enhance particle detection efficiency

Sr-90 β -Source Test Setup



Strip Sensor Timing Resolution (β -Source Test)



The signal rise time of strip sensors is substantially longer than that of pad sensors.

The strip sensor (2cm, pitch 100um electrode width 50um) achieved a timing resolution of $\sim 83 \text{ ps}$.

Beta-Equivalent Laser Intensity Tuning

Strip sensor (W4-AC-D9, 2 cm)




CH-1
CH-2
CH-3
CH-4



A1 and A2 are the waveform amplitudes of the seed (maximum amplitude) strip and the second strip, respectively.

Q1 and Q2 are the integral charge (negative polarity) of the corresponding waveforms.

The laser intensity of 0.02% matches the MIP response in both amplitude and integrated charge.



The **time resolution of the strip sensor** (W4-AC-D9, 2 cm) obtained from the laser test is **~65 ps**, which is 20% better the beta test (~80 ps), as Landau fluctuations in dE/dx are absent in the laser measurements.

laser input

Infrared Laser(1064nm) Test Setup

Focusing
lens

z-
Movable
stage

Filter

IR CMOS
Camera


y-

Device
under test

x-




In addition to the infrared test system, a customized **UV laser test platform for SiC sensor** has been developed. Both Si and SiC sensor development activities share a unified R&D framework with common test infrastructure, front-end electronics, and system integration resources.



- 355 nm UV laser
- Repetition rate: 1–10 Hz
- Pulse width: ~10 ns

A photograph of the **Laser power supply** unit, which is a white rectangular box with a red emergency stop button and a power switch. It is connected to a coiled cable.





A photograph of the **Precision DUT positioning control** system. It shows a complex mechanical assembly with a stepper motor and a camera module. Yellow arrows labeled **X**, **Y**, and **Z** indicate the degrees of freedom for positioning. A **Raspberry Pi** is connected to the system via a cable.

Minimizing Beam Spot Size


- Two independent methods for cross check:

1. Gain suppression effect → scan Z position
2. Knife-edge method → scan across electrode edge for each Z-position



[10.1016/j.nima.2025.170844](https://doi.org/10.1016/j.nima.2025.170844)

Gain suppression effect




$$S(z) = S_{max} \exp \left(- \frac{A}{w_0^2 \left[1 + \left(\frac{z - z_0}{z_R} \right)^2 \right]} \right)$$

- w_0 : The beam waist (minimum radius).
- z_0 : The focal point position.
- z_R : The Rayleigh length.


Validated beam waist: $< 3\mu\text{m}$

Sensor Spatial Resolution Using Different Amplitude Estimators


1) Max amplitude



2) Integral charge





3) TOT



Achieving a spatial resolution below 10 μm using Time Over Threshold (TOT) information of LATRIC with a 100 μm strip pitch appears to be challenging and may offer limited flexibility.

Beam Telescope

design is currently ongoing, with completion planned within few months.



Purpose: to facilitate initial beam trials and system evaluation (e.g., the DAQ) prior to higher-energy beam tests.

Location: Beam dump area at PWFA facility at IHEP.

Electron beam energy: ~2 GeV