



Introduction of SOI Pixel Development

Feb. 1, 2013


IHEP@Beijing

Yasuo Arai, KEK

yasuo.arai@kek.jp


<http://rd.kek.jp/project/soi/>

OUTLINE




- Introduction of SOI Technology
- SOI Pixel Detector Development
- On-Going R&D's
- Summary


SOI Wafer Production (Smart Cut by SOITEC)



Bulk CMOS vs. SOI CMOS




Bulk CMOS




SOI CMOS

In SOI, Each Device is completely isolated by Oxide.





Industry move : Bulk CMOS to PD-/FD- SOI CMOS



(from "Fully DepletedSOI", Xavier Cauchy, SOI Industry Consortium)

Steep Sub Threshold Slope




Gate voltage is not wasted to deplete the bulk.


Lower Threshold (Leakage Current) is possible without increasing Leakage Current (V_{th}).

SOI Performance : Smaller Junction Capacitance

Bulk




SOI




C_j is 1/10 of Bulk technology.
Gate Capacitance is 30-40% Lower.

High Speed / Low Power




Radiation Tolerance

SOI is Immune to Single Event Effect




But not necessary strong to Total Ionization Dose due to thick BOX layer

This must be remedy for the application under high radiation environment.



Operation at Cryogenic Temperature





Bulk MOS



4.2K




SOI MOS
(worked in 1.4K)




SOI Pixel Detector (SOIPIX)

Monolithic Detector having fine resolution of silicon and data processing power of CMOS LSI by using Silicon-On-Insulator (SOI) Technology.



Feature of SOI Pixel Detector

- No mechanical bonding. Fabricated with semiconductor process only, so high reliability, low cost are expected.
- Fully depleted thick sensing region with Low sense node capacitance.
- On Pixel processing with CMOS transistors.
- Can be operated in wide temperature (4K-570K) range, and has low single event cross section.
- Based on Industry Standard Technology.




Lapis (*) Semiconductor 0.2 μm FD-SOI Pixel Process

Process	0.2 μm Low-Leakage Fully-Depleted SOI CMOS 1 Poly, 5 Metal layers. MIM Capacitor (1.5 fF/ μm^2), DMOS Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer	Diameter: 200 mm ϕ , 720 μm thick Top Si : Cz, $\sim 18 \Omega\text{-cm}$, p-type, $\sim 40 \text{ nm}$ thick Buried Oxide: 200 nm thick Handle wafer: Cz (n) $\sim 700 \Omega\text{-cm}$, FZ(n) $> 1 \text{ k } \Omega\text{-cm}$, FZ(p) $> 1 \text{ k } \Omega\text{-cm}$
Backside process	Mechanical Grind, Chemical Etching, Back side Implant, Laser Annealing and Al plating

(*) Former OKI Semiconductor Co. Ltd.

Regular Multi-Project Wafer
(MPW) run. (~twice/year)



JAXA

RIKEN

AIST



U. of Hawaii

Osaka U.

Tohoku U.



Fermi Nat'l Accl. Lab.

KEK



Lawrence Berkeley Nat'l Lab.

Kyoto U.

Tsukuba U.



INP Krakow



IHEP/IMECAS/SARI China



U. Heidelberg



Louvain-la-Neuve Univ.


SOIPIX MPW run
Wafer

Submission from Chinese Coleague

- 2013.1 MX1594
IHEP (Lu Yunpeng) $6 \times 6 \text{ mm}^2 + 2.9 \times 2.9 \text{ mm}^2$
SARI (Ning, Wang, Li Tian) $2.9 \times 2.9 \text{ mm}^2$
- 2012.7 MX1542
IMECAS(Zhao Kai) $12.2 \times 12.2 \text{ mm}^2 + 2.9 \times 2.9 \text{ mm}^2$
- 2011.10 MX1501
IHEP (Liu Gang, Lei Fan) $2.9 \times 2.9 \text{ mm}^2$
IHEP (Lu Yunpeng) $2.9 \times 2.9 \text{ mm}^2$
- 2011.1 MX1442
IHEP(Liu Gang) $2.4 \times 2.4 \text{ mm}^2$
- 2010.8 MX1413
IHEP(Zheng Wang, Lei Fan) $2.4 \times 2.4 \text{ mm}^2 \times 2$

Transistor Type

Core Transistor (1.8V) : Normal V_{th} & Low V_{th}
I/O Transistor (3.3V) : Normal V_{th} & High V_{th}




Body Floating

Source-Tie
(Type 1)


Source-Tie
(Type 2)

Structure of Top Si


1 Poly + 5 Metal
MIM Capacitor on 3M



Sensor Structure



Normal Process for n- substrate



Reverse Process for p- substrate


- PS & NS --- High Doping Density Layer (Top Si is removed)
- BPW, BP2, BP3 & BNW --- Low Doping Density Layer (Top Si is not removed)

Trace Fuse (option)


You can chase the chip location where it come from if you include this fuse in your design.

Number of Fuse (total 16 lines)

- * Lot No. : 4 lines (1~15)
- * Wafer No. : 5 lines (1~31)
- * Chip Location in wafer : 7 lines (1~127)



Laser Cut





I/O Cell Libraries

We prepared several I/O frames for your convenience.

Chip Frame for Pixel

I/O Buffers
+ Vdet ring
+ Vbias ring
+ BPW




Lapis Library	KEK IOLIB5M3	Comment
S02 IT4N 2 5M	ioIT4N 5M2	Digital Input Buffer
S02 OT4A 2 5M	ioOT4A 5M2	Digital Output Buffer
S02 VDD33 5M	ioVDD33 5M3	3.3 V Power
S02 VDD18 5M	ioVDD18 5M3	1.8V Power
S02 VSS 5M	ioVSS 5M3	Ground
S02 CORNER VER2 5M	ioCORNER 5M2	Corner Cell
	iodr_5M2	Analog pad with protection diodes and resistor
	iod_5M2, iod_5M3	Analog pad with protection diodes
	iothr_5M2	Direct analog pad
	iobuf_5M2	Digital bidirectional Input/Output Buffer
	ioring29 5M3	IO ring for 2.9mm chip
	ioring29L2_5M3	IO ring for 2.9mm chip with 200um bias spacing for pixel (new)
	ioring60 5M3	IO ring for 6.0 mm chip
	ioring60L2_5M3	IO ring for 6.0 mm chip with 200um bias spacing for pixel
	LVDSDRV_00	LVDS Driver
	LVDSRCV_00R	LVDS Receiver with 100 Ohm terminator
	LVDSRCV_01	LVDS Receiver without terminator
	LVDSBIAS_00	LVDS Bias Circuit
	io_lvds	LVDS cells layout example
	io_AOBUF33EN 5M3	Analog output buffer
	ioBIAS33 5M3	Analog buffer bias circuit
	io_aobuf	Analog buffer layout example

We get minimum number of I/O cells from Lapis.
Then we have created many more for users.

Please provide us your I/O cells if you develop new one.


Mask

- We are using relatively large mask to enable many designs and large sensors
- Low cost per area.
- Smallest chip area :
 $2.9 \times 2.9 \text{ mm}^2$





Stitching Exposure

Mask Layout








If you want much larger detector ...

Exposed Layout




Riken SOPHIAS detector



- Width of the Buffer Region can be less than 10μm.
- Accuracy of Overwrap is better than 0.025μm.


FZ(p and n) SOI Wafer

It was difficult to process 8" FZ-SOI wafer in CMOS process.




We optimized the process parameters, and succeeded to perform the process without creating many slips.

High Resistive wafers



Data Acquisition Board




- SoI EvAluation BoArd with Sitcp (SEABAS)
- A FPGA controls the S0I Pixel chip
- Directly transferred to Ethernet



On-Going SOI Projects in Japan



- INTPIX : Genera Purpose Integration Type
- CNTPIX : General Purpose Counting Type
- SOPHIAS : Large Dynamic Range for XFEL
- PIXOR : Belle II Vertex Detector
- XRPIX : X-ray Astronomy in Satellite
- MALPIX : TOF Imaging Mass Spectrometer
- TDIPIX : Contamination Inspection
- LHDPIX : Nuclear Fusion Plasma X-ray
-

Integration Type Pixel (INTPIX)



Size : 14 μm x 14 μm
with CDS circuit

INTPIX6 Pixel
2 Gain
12 x 12 μm^2



INTPIX4

Pixel Size : 17 μm \times 17 μm

No. of Pixel : 512 \times 832 (= 425,984)


Chip Size : 10.3 mm \times 15.5 mm

Vsensor=200V, 250 μs Int. \times 500

X-ray Tube : Mo, 20kV, 5mA




Fine resolution & High Contrast



X-ray Image of a small dried sardine taken by a INTPIX4 sensor (3 images are combined).


(A. Takeda)




(Kyoto Univ.)

Cu K α and K β is separated
Noise $\sim 23e^-$ @-50 $^{\circ}$ C

○ XRPIX1-CZ Correlated Multi Sampling 試験 2011/02/10@-50 $^{\circ}$ C
○ 39D (ST&BT Type) Single Pixel (25,25) Spectrum (Target: Cu +




Compton Electrons from High-Energy X-rays



Issues in SOI Pixel


Sensor and Electronics are located very near. This cause ..



We need additional back-plane to suppress these effects.


Buried p-Well (BPW)

Substrate Implantation



- Cut Top Si and BOX
- High Dose

BPW Implantation




- Keep Top Si not affected
- Low Dose

- Suppress the **Back Gate Effect**.
- Shrink pixel size without losing sensitive area.
- Increase break down voltage with low dose region.
- Less electric field in the BOX which improve radiation hardness.


I_d - V_g and BPW

w/o BPW

NMOS




with BPW=0V




Back gate effect is suppressed by the BPW.

Nested Well Structure




- Signal is collected with the deep Buried P-well.
- Back gate and Cross Talk are shielded with the Buried N-well.

Impurity Concentration




Peaks of BNW and BPW are separated $\sim 0.7 \mu\text{m}$ to reduce capacitance


GraphIV4



GraphIV1





Double SOI Wafer




- Shield transistors from bottom electric field
- Compensate electric field generated by the trapped hole in the BOX.
- Reduce crosstalk between sensors and circuits.

Cross Talk Simulation




Cross Talk from the circuit to the sensor can be reduced 1/10, and signal shape will be bipolar. → disappear in charge amp.

Negative View




Suppression of Back-Gate Effect with Middle-Si layer

a) Middle-Si Floating




b) Middle-Si = GND



Back-Gate Effect is fully suppressed with the Middle Si Layer of fixed voltage.

Nch Core Normal-Vt
L / W = 0.2 / 5.0um
Vd=0.1V

Trapped Charge Compensation (Threshold Control) with Middle-Si Layer




Threshold voltage of a transistor is controlled with the bias voltage of the Middle-Si layer. This indicates the effects of the trapped charge in the BOX can be compensated with the bias voltage.

Nch Core Normal- V_t
 $L / W = 0.2 / 5.0 \mu m$
 $V_d = 0.1V$, V_{back} : floating

Double SOI Irradiation Test

Preliminary!



We could observe restoration of the threshold shift with applying negative voltage to the SOI2 layer.

Summary

- SOI technology has many good features; low power, low variability, large operating temperature range, no latch up..., and Industries are moving to extremely thin SOI.
- SOIPIX is monolithic detector, and many kinds of detectors are already working.
- We have ~twice/year regular MPW runs with increasing no. of users.
- The process technology is still progressing; Higher resistivity wafer, Nested well structure, Larger mask size, Stitching, and Double SOI, etc. ...
- We welcome new collaborators to the SOI pixel development!