



Overview of Silicon Detectors

Weiming Yao (LBNL)

CEPC workshop at SJTU, Sept 12-13 2014





Outline

- Introduction
- Silicon Basics
- Why Silicon Detectors
- Variety of Silicon Technologies
- Radiation damages
- Conclusion

- Disclaim:
- It would not be possible to cover all aspects of si-detectors in this short talk. Many plots are borrowed from various presentations at conferences based on my preference.
- All the errors are mine.

Introduction

- A new boson was discovered at 125 GeV by ATLAS and CMS in 2012 that looks consistent with SM Higgs boson.
- A new collider is required to study it as LEP did for W/Z
- Understanding the Higgs boson in ultimate precision are crucial for probing new physics beyond the Standard Model.





Physics Case: for e⁺e⁻ collider

- Benchmarks for ~250 GeV Collider:
 - ILC, CLIC, CEPC
 - Clean, well defined initial stat.


- Precise measurements:
 - Higgs mass, Cross section
 - Branching ratios

- Require a Tracker:
 - Excellent momentum resolution
 - Superb vertex capabilities for Heavy flavor tagging including C-tagging ($\sigma_{d0} < 5\mu\text{m}$).

- LHC projection with 3 ab⁻¹/exp:
 - $\Delta M_H \sim 0.1 \text{ GeV}$ & $\Delta \Gamma_H \sim 0.1 \text{ GeV}$



$g(hAA)/g(hAA)|_{SM-1}$ LHC/HLC/ILC/ILCTeV



ILC vs CEPC machine environment




- There are two detector designs exist for ILC: SID and ILD, backed up by lots of past and ongoing detector research and development.
- The running conditions at CEPC will drive the choice of detector technologies.

	ILC at 500 GeV	CEPC at 250 GeV
Luminosity(cm^2s^{-1})	2×10^{34}	1.76×10^{34}
Beam crossing	554 ns	3.33 μs
#BX/Train	1312	
Train/beam repetition rate	5 Hz	300KHz
σ_x/σ_y	476/6(μm)	74.3/0.16(μm)
σ_z	300 μm	2.42 mm





Silicon Basics

- Silicon: type IV elements, has 1.1eV gap
- Charged particle crossing silicon to create multiple pairs of electric charges.
- Asymmetric diode junction between 2 types of silicon:
 - P(+): Si with some of B (“dopant”)
 - N(+): Si doped with some of P, As
- External field applied (bias):
 - Electric field E is formed inside Si
 - Charges move to electrode: signal
- Advantage: Fast(few ns), precise($\sim 10 \mu\text{m}$), and compact.
- Disadvantage: expensive, difficult...



Silicon Detector

- **Silicon sensors:** where charge is generated by incident particles and is collected by the electrodes.
- **Front-end electronic:** amplify and read out the signal at the electrodes after suppression the noise hits.
- **Cooling:** dissipate heat generated by electronic and reduce the leakage current.
- **Mechanical structure:** everything has to be mounted on a supporting structures and aligned properly.




Why Silicon Detector ?

- Silicon detectors: kind of solid-state ionization chamber with superb spatial resolution and can handle very high rates.
- Silicon strip detector concepts started in the 80s, but expensive & difficult.
- Increased commercial use of Si-photolithography and availability of very large scale integration(VLSI) electronics lead to a boom for Si-Detectors in the 90s.
- Nearly all HEP experiments use Silicon detectors as innermost high-precision tracking device.

Top quark Discovery at Tevatron





- SVX was the first high rate silicon vertex detector built by CDF to identify the b-quark from Top decay that helped to discover the top quark in 1995.



$T\bar{T} \rightarrow WbWb$
 $\rightarrow l\nu b jj b$

TWO jets tagged by SVX
 fit top mass is 170 ± 10 GeV









e^+ , Missing E_T , jet #4 from top
 jets 1,2,3 from top (2&3 from W)






SVX Detector
 SVX Chip

Silicon detectors in collider experiments

Present/Recent Experiments: ATLAS, CMS, LHCb, ALICE, CDF, D0, BaBar, Belle



Future Experiments: Belle II, HL-LHC, ILC, CLIC, CEPC...



+ ...

What drives the present and future developments

- Today's silicon trackers are playing critical role for tracking and secondary vertex reconstruction in high rate of interactions and track density at high luminosity environment (HL-LHC).
- Design specs are driven by Physics goals:
 - Hermetic, high efficiency covering the full solid angle
 - Good space resolution and low power
 - High radiation tolerance, detection close to IP.
 - Material budget including sensor, cooling, cabling
 - Fast, triggerable up to 40MHz
 - Reliability, inaccess for several years
- No unique solution to all problems that require to compromise
 - Technology difficulties,
 - Space, material, and budget constrains.



Evolution of Readout Electronics

- Large channel count, complexity require custom readout chips (ASICs)
- Experimental conditions have often driven the development of a variety of readout architectures, but limited by the available IC processes.
- Chip complexity increases with process evolution (3 μ m to 65-130nm CMOS)
- Integrated analog-digital signals on the same chip, but S/N remains an issue for longer strips and irradiation.

The State of the Art (FEI4)
26880 pixels, 30 μ W/pixel
3000 transistors/pixel




FEI3

← 20mm →






Vertex Detector Requirements for Precision Higgs Physics

- Efficient tagging of b, c, tau from Higgs through precise determination of displaced vertices is essential for ILC or CEPC detectors
 - $\sigma(d_0) \sim 5 \mu\text{m}$, requires single point resolution $\sigma = 5 \mu\text{m}$
 - small pixels $20 \times 20 \mu\text{m}^2$
 - Low material budget: $x < 0.15\% X_0/\text{layer}$
 - Requires thin Silicon $\sim 100 \mu\text{m}$, including supports
 - Low-power ASICS ($\sim 50 \text{ mW}/\text{cm}^2$) + air-flow cooling
 - Close to IP at 14 mm to reduce extrapolation error from MS.



Vertex Detector Concepts for ILC

- Systematic optimization of geometries
 - Low background occupancies
 - Detector performance
- Barrel/endcap geometry
 - 3 double layers or 5 single layers
 - First layer at 14 mm from IP
- Insertable Vertex detector
 - Replace technology choice late



Silicon Pixel Detectors

- Basic concept: Segment a diode in 2-dimensions becomes pixels
 - Increased two-dimensional resolution to increase channel numbers
 - Use Less power than strip detector
- First pixel detectors were CCDs derived from digital cameras.
- **CCDs**: relative slow, low noise, low mass, not to relate out of time.
- **Hybrid pixel**: FE IC and sensor joined by a bump bond, fast, Rad. Hard.
- **Monolithic Active Pixel (MAP)**: electronics and charge collection in a thin epitaxial layer, diffusion, moderate speed, low noise, low mass.






Figure 1





Monolithic Pixel Detectors

- Monolithic pixel detectors are interesting options for low radiation, low rate environments and have been adopted for the STAR HFT, Belle, ALICE ITS upgrade, and possibly for ILC.
- The application in high radiation areas will require radiation hard options which can sustain the high rates and provide adequate time resolution.
- The advantage of low cost and the availability of large wafer diameters could have a significant cost impact for larger trackers
- Ideally one would like to achieve, but no single solution to all yet
 - Low capacitance (low power)
 - Good S/N
 - Good time resolution, high rate capability
 - Full depletion (High radiation tolerance)



Silicon On Insulator (SOI)

- SOI wafer with high resistivity sensor & thin CMOS chip connected via oxide
- Fully depleted thick sensing region with low C, offers good Q/C
- Implantation of p⁺/n⁺ to the substrate is done after making halls in the top Si and oxide (BOX). Then contacts are formed to connect sensor with readout
- Advantages: no mechanical bump bonding, smaller pixel size, less power, and radiation tolerant.




The DEPLETED Field Effect Transistor (DEPFET)

- DEPFET is the design choice for the pixel detector for Belle II.
- Each pixel is a p-channel FET integrated in a completely depleted bulk
- A deep n-implant creates a potential minimum for electrons under the FET gate
- Drain current is proportional to electrons collected by gate with gain $500\text{pA}/e^-$.
- DEPFET is thin ($50\text{ }\mu\text{m}$) with 25×25 pixels, readout with $20\text{-}100\text{ }\mu\text{s}$, smaller intrinsic noise and Low power consumption.





3D Detector and ICs

- Several Key technologies from the same IC world are making 3D fabrication reality.
- Through Silicon via (TSV):
 - Deep Reactive Ion Etch (DRIE) is most used method to etch holes in silicon.
 - Any size hole is possible (0.1-800 μm) with very high aspect ratio (100:1).
 - Eliminates need for wirebonds
 - Eliminates dead regions between chips.
 - Increased reliability, reduced material
- Active Edge as electrode to reduce edge eff.:
 - Use support wafer and Plasma Dice
 - Dope and grow field oxide on Edges




3D with Active Edges

- Proposed in late 90's by S. Parker and C. Kenney
- Combining traditional VLSI processing and MEMS (Micro Electro Mechanical Systems) technologies
- Electrodes are processed inside the detector bulk instead of being implanted on the Wafer's surface.
- The edge is an electrode: No dead area at edges, Efficient Wafer use
- Advantages: fast, higher radiation tolerance.
- 3d module is currently used by ATLAS IBL in the forward region.



Vertical Integrated Circuits-3D



- Vertical integration of thinned and bonded silicon tiers with vertical interconnects between the IC layers
- Technology driven by industry: offers potential for transformational new detectors.
- Fermilab designed Vertical Integrated Pixel (VIP) chip for ILC pixel detector, through MIT-LL process
- First chip was functional with 48×48 , $28 \times 28 \mu\text{m}^2$ pixels, redesign for 1000×1000 array was submitted VIP-2A, MIT-LL
- Provides analogy and binary readout.
- 7-bit time stamping of pixel hit
- Token passing readout scheme, Sparse readout
- Chip divided into 3 tiers ($\sim 7 \mu\text{m}/\text{tier}$)



Strip-Detector Technologies



- The “Silicon Microstrip” detector was introduced in the late 1970's and is the basis of all precision tracker in use today.
- Arrays of diode strips can be patterned on silicon wafer (single-Side or double side) using micro-lithographic techniques
- S/N remains issue for long strip and radiation hardness.

Principles of operation





SID Silicon Strip Tracker

- All silicon tracker
 - Silicon micro-strip sensors 10x10cm
- 5 barrel layers and 4 disks
- Gas cooled ~400 W total
- Material budget
 - <20% of X_0 in active layer
- KpiX – a readout system on a chip
 - A 1024 channel system to be bump bonded directly to large Si sensors
 - Optimized for ILC, with multi-hit during the train, and digitization and readout
 - Front-end power down during inter-train (mean power <20 μ W per channel)
 - Pixel level trigger, trigger bunch # recorded





ILD Silicon Strip Tracking

- Si strip tracking around TPC and in forward region:
 - 3 barrel + 5 fwd false double layers + 1 forward single layer
 - Silicon micro-strip sensors 10x10cm, AC-coupled p-on-n, 50 μm pitch
- Air cool $\sim 6\text{-}9 \text{ mW}/\text{cm}^2$ power dissipation
- Readout:
 - SiTR ASIC in 130 nm technology
 - Analog pipeline, low-noise OpAmp, 8-bit ADC
 - Prototype exists and 65nm technology foreseen for next gen.



Radiation Damage

- Incident particle interacts with nucleus to cause displacement damage of silicon atoms from their lattice position, creating middle-gap energy states.
- Increased leakage current due to shot noise, power, and heat.
- Bulk material acts more “p type” as defects act as acceptors than as donors.
- Damage is partially reversible (temperature dependant annealing occurs)
- Bulk damage is used in terms of damage caused by a flux of 1 MeV neutrons.
- Reduction in charge collection efficiency: Ratio of collection & charge trapping



Improving Radiation Tolerance

- Reducing size
 - Smaller volumes generate less leakage current
 - Thinner detectors deplete at lower voltage
- Temperature
 - Lower temperature (-10C) operation can “stabilize” reverse annealing.
 - Reduce leakage current effects
- Integration time: noise is reduced for short shaping times at the expense of increased pre-amp noise.
- Biasing schemes: reduce parallel biasing resistor to reduce voltage drop
- HV operation: higher voltage operation, depletion voltage, partial depletion.
- Low noise electronics: tolerate reduced signal due to charge collection efficiency (CCE) and partial depletion
- Configuration: p in n substrate (simple); n in n (could work); n in p (no invert) 26

Conclusion

- There are significant progress made in the last 30 years to build silicon detectors using a broad suite of advanced technologies.
- The technology is mature and the detectors are getting large, more precise, and approaching billion channels.
- These devices have played a major role in precision tracking and vertexing in high energy physics experiments.
- There are still significant technical challenges for next generation experiments, but there are plenty of ideas to jump start for CEPC.