Status report of VTX sub-group — Towards pre-CDR

> OUYANG Qun, IHEP Representing VTX sub-group

The 4th international workshop on future high energy circular colliders September 12, 2014, SJTU

<u>Outline</u>

- Requirements
- Baseline design
- Simulation and performance optimization studies
- Sensor options
- Critical R&D

Organization & Manpower

- IHEP
 - OUYANG Qun, co-convener
 - Faculty:
 LU Yunpeng, DONG Mingyi, QIN Zhonghua, ZHU Hongbo,
 LOU Xinchou detector
 LIU Beijiang, WU Linghui simulation
 - Post-Doc: XIU Qinglei simulation
 - Graduate students: JU Xudong detector
- SDU
 - WANG Meng , co-convener
 - Faculty: ZHANG Liang sensor technology
 - Graduate students: LIU Qingyuan simulation
- HKU
 - Faculty: TU Yanjun simulation

TOC for pre-CDR (main editors)

4.1 Vertex

- 4.1.1 Introduction (OUYANG Qun)
- 4.1.2 Physics motivation (WANG Meng)
- 4.1.3 Detector challenges and performance requirements (WANG Meng)
- 4.1.4 Baseline design (OUYANG Qun)
- 4.1.5 Sensor options (LU Yunpeng)
- 4.1.6 Simulation and performance optimization studies (LIU Beijing)
- 4.1.7 Mechanics and integration (DONG Mingyi)
- 4.1.8 Critical R&D (WANG Meng)
- 4.1.9 Cost estimation (OUYANG Qun)
- 4.1.10 (Summary)

Bibliography

4.2 Si-strips (ZHU Hongbo, TU Yanjun)

- 4.2.1 Introduction requirements
- 4.2.2 Baseline design
- 4.2.3 Simulation study
- 4.2.4 Critical R&D
- 4.2.5 Integration
- 4.2.6 Cost
- Bibliography

Pre-CDR Status

• Vertex:

- 4 pages of simulation and optimization
- 2 pages of sensor option
- 1 page of mechanics and integration
- Si tracker: 3 pages covering the baseline design, performance, critical R&D items, integration and cost estimation.





Figure (Dubasedipe, Dup, (s) Amount of material within the vortex detector regions for the fast simulation of the CECP silicon tracking detectors. Shown is the integrated fraction of a radiation length XVKs versus the polar angle. (s) Average number of hits for simulated charged particle marks as a factories of polar angle.

2, Performance Optimization Studies.

The venues denoter performance has been evaluated for the buscline configuration in §(i) GRAPH studies as well as infa LDT visualizations (per my graph period) in addition, following the studies of CLDC (per graph), the fast simulation strategy runs used for geometry aptimization multicle and or valuate the sensitivity of the result on the charm promotion. The main performance measure was the impartparameter resolution projected in the mean one plane signapolity, which is clearly linked to the graphical part of the decoment. Assuming the impart of the decoment permitted and the GRAPH states and graph and the decoment permitted and the states of the GRAPH states and the states of the decoment permitted and the states and will be subject of frame RAD.

2.1, Performance of the Baseline Configurations.

The impact parameter resolution following from the single point resolutions provided in the table is displayed in Figure (**subasel**) as a function of the particle momentum showing that the ambitious impact parameter resolution is achievable. The results obtained with the fast Sensors qualified for the votex detector must have excellent spatial resolution. In addition, the interval between readout must be concelled after enough in order to exclude the beam-related bedragened. This hard an exclusion and fair tradeut, plus the third constaint from here we material budget, make sensors near of the mat challenging parts of the votex detectors the terming studeum of Cetter to serve you have made which a it show ingredient.

used in ILC design to reduce the power consumption of vertex detector burry sensor option is based on bunch train to construct its readout structure. From this aspect, sensor technology for CEPC has to fixe stronger constraints.

Experiment	SELLE-II	ILC	STAR	ILC.	cuc_lic
Technology	DEPTET	DEPTET	MAPS	MA75	Hybrid
Active Area	7220	-3300	-1500	-3300	-10000
(cm ²)					
Spatial	10um	375um	6um	Sum	Sum
Resolution					
Power	360W	"20W*	-350W	"20W*	7470W
R.O. Speed	20us	25-100us	200us	10us	10ms
Duty Cycle	1	1/200	1	1/200	156ns/20ms
Material	0.2%	0.15%	0.37%	0.15%	0.2%
Budget					
(X_lenger)					

* Power for active area only

The basic parameters of votes detector from SELLEH, NZ, STRA and CUC_UC are compared in the balls above. Special resolution, restored seed and material budget are 3 fundamental requirements on somety while the active area and power would complete the system and hence impact the choice of somes retaineday.

Company DEPTF in SELLEI and LC, the former aloptic econorus, mode, which reads in much high processouruption with a system scale of 1/30 the (pgg), and a spatial read/scan of bries. One feature of DEPTFI is most of its heat generated by ARCs at the both ends of (pgg), SELLEI used two-phase CO₃ to coll these ARCs and managed to get the metrical suite law. The same philosophy one be used to address. ESCA datameters, SELLEI data provide a baseline for the two innor most layers of CEPC. And it can be used for the outer layers if the ladder can be stochast sender.

Comparing MAPS in SPA and HZ, the former adopts continuous mode, which results in higher matchesh with relatively low social resolutions and slow readout As the adout encreases, the hit density decreases fast. Sugge private size and slow readout apped might be accessible. In this scenario, there is ream to optimize the power consumption for the outer layer of CSPC. CUIC designed a new air cooling motified by using particular layer and to particulate the scenario aboved the submark are been applied and use at 2000 well force a motified of D.H. Inconventent aboved the submark and the context and the set of the source aboved the submark are been a fact and use to 2000 well force a matched of D.H. Inconventent aboved the submark of the source and the source and the source of the source

in cooling technology would release the constraints on sensor design impaced by power and make the choice of sensor technology in a different ww. The realistics demages in not a big concerns for LCC rCEFC. An annual rediscion dose of 100kmad

The resistion damage is not a big concern for LEC or CFPC. An ensul includen does of 100kHad and 10¹⁵ c₀/cm² is forecase for LEC. As imulation to study the resistion background at CFPC is ongoing and will give an estimate of background environment where the sensor works in

1 THE SILICON TRACKER

1.3 Critical R&D

The proposed silicon tracker will be constructed with evolving silicon microstrip detector technologies to most the stringent requirements of the experiments. Some of the detector technologies require critical R&D efforts to make them mature enough for the tracker. They include the basic silicon microstrip sensor, front-end electronics, powering and cooling techniques. Specific requirements on each of the items are described below.

1.3.1 Silicon microstrip sensor

Silicon microstrip sensors will be the basic element to construct the silicon tracker. The basiline scenars will be fabricated with the po-on technology, featuring large area of 10 × 10 em² and fine pitch of 50 μ m. The latter is vital to most the stringent requirement on the single point resolution of $\sigma_{gp} < I_{\mu}$ m. The sensor with thickness bolow 900 μ m, with appropriate thinning technique, is attractive to minimise the material bulges. Sim edge (< 100 μ m) or edgebase sensor will help avoiding sensor overlapping, thus lead to further reduction in material budget and ease the detector mechanical construction. Mechanical or laser cutting techniques will explored. Cost-difference will be fabricated with large size waker (6' or even 8'). An alternative option will be using strip sensor based on CMOS technologies, as being pursued by the ATLAS experiment for detector uggrade. It might be adopted for the silicon tracker, subject to its maturity in time for detector contractions.

1.3.2 Front-end electronics

The front-end electronics will be extonised ASIC fabricated with deep sub-micron CMOS technology, protenshy in 65 mm. The low-noise readout chip will allow full processing of the analogue signal, time stamping (with precision better than 10 m as required by the TPC time calibration), sparnification, digitination and high-level digital processing, to rolax the data-processing pressure on downstream electronies. In the absence of power-pushing, it is even more critical to doing low-power consumption ASIC. In addition, new interconnection technologies, e.g., bump-bonding and TSV, will be explored to make compact design possible and to minimize material bodget.

1.3.3 Powering and cooling

A significant reduction in material budget for the low-voltage power eables can be achieved by the DC. DC powering. This novel powering scheme has been pursued by both ATLAS and CMS experiments for silicon detector upgraches. Other technologies such as super-capacitors might be also facelihols but addinition require more development efforts. Cooling with another critical issue without the power-pulsing option. Even through air-cooling might be applicable to conduct away efficiently the baset generated by the senser, ASIC and other electronics, it is useful to explore other novel cooling techniques, e.g. silicon micro-channel cooling, which is being investigated by several other experiments. Such techniques will have to provide sufficient cooling without compromising the detector performance.

September 12, 2014

Detector challenges and performance requirements

ILD:*B=3.5T*

CEPC detector will keep the same vertexing and tracking performance

momentum resolution

impact parameter resolution

$$\sigma_{1/p_T} = 2 \times 10^{-5} \oplus 1 \times 10^{-3} / (p_T \sin \theta)$$
$$\sigma_{r\phi} = 5 \mu m \oplus \frac{10}{p(GeV) \sin^{3/2} \theta} \mu m$$

Vertex detector specifications:

- spatial resolution near the IP: $\leq 3 \mu m$
- material budget: ≤ 0.15%X ₀/layer
- pixel occupancy: *≤ a few %*
- radiation tolerance: lonising dose: 100 krad/ year
 Non-ionising fluences : ≤10¹¹n_{ea}/ (cm² year)
- first layer located at a radius: ~1.6 cm

Silicon tracker specifications:

- σ_{SP} : $\leq 7 \ \mu m \rightarrow$ small pitch (50 μm)
- material budget: ≤ 0.65%X ₀/layer

Baseline design



- VXD: 3 layers double-sided pixels
- Si-tracker:

ILD-like design

- FTD 7 disks (2 disks with pixels and 5 disks with Si strip sensor) on each side
- SIT 2 inner layers Si strip detectors
- SET 1 outer layer Si strip detector
- ETD 1 end-cap Si strip on each side

Baseline design: forward region

L*=1.5m

An alternative layout is being investigated for the constraints induced by the QD0 at 1.5m



- Remove FTD6 and FTD7 will ruin the IP resolution for tracks <10 degrees (and if smaller TPC, worse momentum resolution)
- One more pixel measurement can save the IP resolution
- further optimization studies needed based on IP design and background September 12, 2014

Simulation and performance optimization studies

• LDT simulation setup

LDT: Fast simulation using Kalman filter

- A helix track model inclusion multiple scattering
- Simplified simulation + track reconstruction
- "Validated" by CLIC CDR
- Studies
 - Dependence on material budget
 - Dependence on single point resolution
 - Dependence on arrangement of layers
 - R_beampipe=10 mm
 - L*~=1.5m

If single point resolution worse by 50%, ip.resol worse by 30%/10% for high/low pt tracks
If material budget increase by a factor of 2, ip.resol worse by 20% for 90 degrees tracks
Reduce the radius of



Sensor options

Identification of b/c quarks and τ lepton requires:

- Spatial resolution
 - 3um
- Material Budget

 0.15% X0/Layer
- Inner-most Layer Radius
 - ~1.6cm
- Occupancy
 - Less than a few %
- Radiation tolerance
 - 1KGy&10¹¹n_{eq}/cm² per year

- Pixel Pitch
 - 20um
- Sensor thinning
 - 50um thick
- Power consumption
 - Less than 50 mW/cm² required by air cooling
- Time window
 - 20us (depends on beam induced background)
- Radiation tolerance
 - 1KGy&10¹¹n_{eq}/cm² per year

- ILC/CLIC Vertex
- DEPFET for BELLEII
- ALPIDE for ALICE upgrade

The same physics, but pulsed colliding mode

Continuous colliding mode

DEPFET for BELLEII Possible application for CEPC inner most layer:

- 0.15% material budget (0.21% currently)
- 2.5W/ladder in sensitive area
- Time window of 50µs

ALPIDE for ALICE Upgrade

•

- HR-CMOS Sensor with a novel readout structure
 - In-pixel discriminator and digital memory based on a current comparator, Low power In-column address encoder, Read hit pixel only 511 End-of-column read-out, Data compression STATE STATE STATE STAT 22µm*22µm, 512 512 312 RESET RESET RESET RESET <50mW/cm² expected, 512 512 512 512 Capable of readout every ~4µs. The same principle can be applied to SOI Periphery Control Mature process available, 0.2µm KEK-SOI process, Pulser Data Bias Clock + trigger (a) Functional block diagram Full CMOS circuit, THR PIX Fully depleted HR substrate, Reset diode Thinning to 50µm demonstrated. CASN Collection D1 VCAS diode **Pixel State Register** OUT Priority Address Encoder STATE Clipping WRITE EN RESE Reset Decoder transistor curfeed GLOBAL RESET Periphery Logic
 - (b) In-pixel front-end circuitry of ALPIDE (simplified)



Critical R&D: pixel

- Cooling
 - Air cooling 50mW/cm2 with acceptable vibration due to air flow.
 - CO₂ cooling at the end of ladder.
- Light weight mechanics
 - 0.05%(0.1%) material budget without(with) cabling.
- Sensor thinning to 50µm
- Novel readout structure and low power circuit
 - In-pixel discriminator
 - In-matrix sparsification
- Systematic study on radiation tolerance
 - Mild compared to LHC but careful characterization needed.

Critical R&D: Silicon tracker

- Silicon microstrip sensor
 - Slim edge or edgeless (< 100 um) to avoid material excess from overlapping sensors → mechanical/laser/etching ?
 - Cost-effective sensors with large wafer size (6" or even 8"); possible different sensor designs for barrel and disks
 - HV-CMOS applicable? (being pursued by ATLAS)
- Front-end electronics
 - Low noise, low power consumption
 - Deep sub-micron CMOS technology, preferably in 65 nm
 - Unified application with other detector readout \rightarrow to be pursued
- Powering and cooling
 - DC-DC powering to reduce cable material → more results from the detector upgrades of the LHC experiments
 - Air-flow cooling sufficient? Or more aggressive CO2 cooling or even silicon micro-channel cooling?

Summary

- Lots of effort towards pre-CDR
- ILD-like vertex and Si-tracker layout, with some changes on forward region
- simulation
- R&D on HR-CPS and SOI technology possible to start
- Detailed costing methodology needed
- Very tight schedule for pre-CDR documentation

Thank you!

Backup

September 12, 2014

探测器物理性能和指标要求

b and c Tagging vs. Extrapolation Resolution Study change in efficiency of b & c tagging in Z0-like flavor composition

Geometry	$\sigma_{IP}(\mu m)$		
ILC	$5 \oplus 10 / p_t$	b purity=0.9	ε _b =0.75
"LHC"	$12 \oplus 70 / p_t$	b purity=0.9	ε _b =0.25
R _{in} 1.2cm ↓	$4 \oplus 7 / p_t$	c purity=0.7	ε _b =0.49
2.1cm	$5.5 \oplus 14 / p_t$		$\epsilon_b=0.40$

R Hawking, LC-PHSM-2000-021

Total efficiency = ϵ^{N} , with N = number of jets to be tagged

Experiment	BELLE-II	ILC	STAR	ILC	CLIC_ILC
Technology	DEPFET	DEPFET	MAPS	MAPS	Hybrid
Active Area (cm ²)	~220	~3300	~1500	~3300	~10000
Spatial	10um	3~5um	6um	3um	3um
Resolution					
Power	360W	~20W*	~350W	~20W*	~470W
R.O. Speed	20us	25-100us	200us	10us	10ns
Duty Cycle	1	1/200	1	1/200	156ns/20ms
Material	0.2%	0.15%	0.37%	0.15%	0.2%
Budget					
(X _o /Layer)					

Upgrade of the ALICE Inner Tracking System

Based on high resistivity epi layer MAPS 3 Inner Barrel layers (IB) 4 Outer Barrel layers (OB) Radial coverage: 21-400 mm ~ 10 m² |ŋ|<1.22 over 90% of the luminous region 0.3% X0/layer (IB) 0.8 % X0/layer (OB)

Radiation level (L0): 700 krad/10¹³ n_{eq} cm⁻²

Expt-System	σ_{t}	σ _{sp}	TID	Fluence	T _{op}
STAR-PXL	≤ 200µs	~5µm	150kRad	3·10¹²n _{eq} /cm²	30°C
ALICE-ITS	10~30µs	~5µm	700kRad	10 ¹³ n _{eq} /cm ²	30°C

CLIC Vertex

- Much shorter time window(10ns)
 - imposes higher power consumption
 - and thus higher cooling capability.
 - 20us for ILC (possibly longer for CEPC).
- Hybrid Pixel with 65nm-based readout chip
 - In-pixel measurement and fine time stamping (10ns)
 - 470W in total(50mW/cm²) with power pulsing applied(reduction to 1/20).
- Air cooling (50mW/cm²)
 - 150-190g/s mass flow for CDR layout,
 - 20g/s mass flow for the improved layout named "Spiral Discs".
 - Also 20g/s mass flow for ILC layout but with a smaller heat load(~10mW/cm²).

Power Pulsing is the key ingredient leading to a low power solution!



DEPFET for BELLEII



- Short time window of 20us •
- Continuous readout:
 - 16W cooled by CO₂
 - 2W cooled by air flow
- Possible application for CEPC inner most layer:
 - 0.15% material budget (0.21% currently)
 - 2.5W/ladder in sensitive area
 - Time window of 50us

Pixel Array:

- 500(column)*1050(row)
- 25um*25um within |z|<1cm ٠
- 50um*25um within 1<|z|<2cm •
- 100um*25um within |z|>2cm
- Low Material Budget Cooling
 - Massive structures outside the acceptance to cool down the readout $chips(CO_2)$
 - The ember 12) 2014er relys on col2 air



CEPC探测器与ILC的区别:不是power plusing的工作模式,ILC的Sensor Option 全是基于bunch train的时间结构来构建读出架构的。





thinner, edgeless or 3D active edge, lower voltage biased strip sensors

deep submicro CMOS technology (130 nm \rightarrow 65 nm)

September 12, 2014

Mechanics and integration

