




山东大学
SHANDONG UNIVERSITY



粒子物理与粒子辐照
教育部重点实验室

Investigation of CMOS pixel sensor with 0.18 um CMOS technology for CEPC tracking detector

Liang Zhang^a, Min Fu^b, Ying Zhang^c, Meng Wang^a

^aShandong University, Jinan

^bOcean University of China, Qingdao

^cInstitute of High Energy Physics, Beijing

中国物理学会高能物理分会第十二届全国粒子物理学术会议，
2016/8/22 – 26, 合肥

Outline

- ◆ **Introduction**
 - ★ CEPC detector
 - ★ Silicon tracker requirements
- ◆ **CMOS pixel sensor for silicon tracker**
 - ★ CPS technology
- ◆ **Charge collection simulation**
 - ★ Pixel size
 - ★ Diode geometry
- ◆ **Prototype chip design**
- ◆ **Summary & outlook**


Introduction

- The Circular Electron Positron Collider (CEPC) proposed by the Chinese high energy physics community is aiming to measure Higgs particles and their interactions precisely.


- ↪ vertex
- ↪ silicon tracker
 - SIT (Silicon Inner Tracker)
 - SET (Silicon External Tracker)
 - FTD (Forward Tracking Disk)
 - ETD (End-cap Tracking Disk)
- ↪ TPC (Time Projection Chamber)
- ↪ calorimetry: ECAL, HCAL
- ↪ superconducting solenoid
- ↪ muon detector

- **Requirements of silicon tracker**

- ↪ Silicon envelope concept as for the ILD detector
- ↪ Complementary to the TPC
- ↪ Precise momentum measurement
- ↪ Low material budget



CEPC detector concept



Overview of the CEPC detector

Introduction

■ Basic sensor for the silicon tracker


↪ Silicon microstrip sensors

- P⁺-on-n technology
- Area of 10 × 10 cm²
- Pitch of 50 μm, $\sigma_{sp} < 7 \mu\text{m}$
- Thickness < 200 μm

↪ Pixel detectors as VTX for the two innermost FTD

■ Alternative option

↪ Pixelated silicon sensors based on CMOS technology



Preliminary layout of the silicon tracker

Detector	Geometric dimensions			Material budget [X/X ₀]
SIT	Layer 1:	$r = 153 \text{ mm},$	$z = 371.3 \text{ mm}$	0.65%
	Layer 2:	$r = 300 \text{ mm},$	$z = 664.9 \text{ mm}$	0.65%
	SET	$r = 1811 \text{ mm},$	$z = 2350 \text{ mm}$	0.65%
FTD	Disk 1:	$r_{in} = 39 \text{ mm},$ $r_{out} = 151.9 \text{ mm},$	$z = 220 \text{ mm}$	0.50%
	Disk 2:	$r_{in} = 49.6 \text{ mm},$ $r_{out} = 151.9 \text{ mm},$	$z = 371.3 \text{ mm}$	0.50%
	Disk 3:	$r_{in} = 70.1 \text{ mm},$ $r_{out} = 298.9 \text{ mm},$	$z = 644.9 \text{ mm}$	0.65%
	Disk 4:	$r_{in} = 79.3 \text{ mm},$ $r_{out} = 309 \text{ mm},$	$z = 846 \text{ mm}$	0.65%
	Disk 5:	$r_{in} = 92.7 \text{ mm},$ $r_{out} = 309 \text{ mm},$	$z = 1057.5 \text{ mm}$	0.65%
ETD	Disk:	$r_{in} = 419.3 \text{ mm},$ $r_{out} = 1822.7 \text{ mm},$	$z = 2420 \text{ mm}$	0.65%

CMOS pixel sensor for silicon tracker

■ Prominent features of CPS


- ↪ High granularity
 - High spatial resolution ($< 3 \mu\text{m}$)
- ↪ Very thin
 - Thickness can be thinned down to $50 \mu\text{m}$
- ↪ Signal processing in the same chip
 - Relax downstream electronics and syst. (\rightarrow cost, material budget)
- ↪ Standard CMOS fabrication technology
 - Low power, cheap, fast multi-project run turn-around
 - Room temperature operation

■ Technology already under production & development for detectors

- ↪ STAR-PXL, ALICE-ITS, ILD-VXD

■ CPS has a very high potential


- ↪ R&D try to exploit the potential of CPS at best with industrial technology
 - Manufacturing parameters not optimised for future particle detection
 - $\rightarrow 0.18 \mu\text{m}$ process: high-res epi-layer, speed, smaller feature size, ...




CMOS pixel sensor for silicon tracker

■ Moving to a 0.18 μm CMOS process (TowerJazz) for R&D


- ↪ Deep P-well (quadruple well technology)
 - Full CMOS circuit implementation in-pixel such as discriminator & ADC
- ↪ 6 metal layers (instead of 4)
 - High integration, reduce dead zone
- ↪ High-res epitaxial layer 1 – 5 $\text{k}\Omega\cdot\text{cm}$
 - Improve charge collection efficiency
- ↪ Thin gate oxide
 - Improve radiation tolerance
- ↪ Stitching
 - multi-chip slabs



Standard epitaxial layer



High resistive layer



Charge collection simulation

■ Motivation



- ↪ Study charge collection efficiency (CCE) with different pixel size and diode geometry

■ Simulation with TCAD tool

- ↪ Pixel size
- ↪ Diode geometry
- ↪ Thickness of the epitaxial layer: 18 μm
- ↪ Resistivity of the epitaxial layer: 1 $\text{k}\Omega\cdot\text{cm}$
- ↪ Power supply: 1.8 V
- ↪ Simulation structure: 5×5 cluster
- ↪ Particle hits right at the center of the pixel

■ Pixel size selection

- ↪ $21 \times 21 \mu\text{m}^2$, $21 \times 42 \mu\text{m}^2$, $21 \times 84 \mu\text{m}^2$
 - Compare with the pixel in MIMOSA34
 - Observe the CCE variation






Charge collection simulation

■ Sensing diode geometry

- ↪ Nwell is octagon and should be small
 - Improve SNR $\rightarrow U_{\text{signal}} = Q_{\text{collection}}/C$
 - BUT not too small since $Q_{\text{collection}} \sim CCE$
- ↪ Surrounding Pwell (P+) is opening
 - Improve charge collection efficiency

Pixel	P1	P2	P3	P4	P5	P6	P7	P8	P9
Pitch(x)(μm)	21	42	84	21	42	84	21	42	84
N(D)	1	1	1	1	1	1	1	1	1
F(D)(μm^2)	11	11	11	5	18	18	15	44	50
S(D)(μm^2)	8	8	8	4	12	12	6	20	20



- **N(D)** = number of diodes in each pixel (1)
- **F(D)** = footprint of diode (diode area + pwell opening): 5, 11, 15, 18, 44 & 50 μm^2
- **S(D)** = surface of diode: 4, 6, 8, 12 & 20 μm^2



Surface of Diode
Footprint of Diode





Charge collection simulation

■ Charge distribution in a cluster of 5×5 pixels



Charge collection simulation

Collected electrons in a cluster of 5×5 pixels



Pixel	P1	P2	P3	P4	P5	P6	P7	P8	P9
Pitch(x)(μm)	21	42	84	21	42	84	21	42	84
N(D)	1	1	1	1	1	1	1	1	1
F(D)(μm^2)	11	11	11	5	18	18	15	44	50
S(D)(μm^2)	8	8	8	4	12	12	6	20	20

Prototype chip design




■ The chip contains:

↪ 9 blocks

- Basic block: 64 rows \times 16 columns
- Rolling shutter readout mode
- 32 μ s integration time at 2 MHz clock frequency
- 16 parallel analog outputs
- Sensitive area: 2 \times 7.88 mm²


↪ 3T pixel structure

- The reset transistor is connected in permanent reloading (similar behavior of a diode)
- 50 μ A current load in each column
- Diode is staggered in large pixel
 - ★ Improve charge collection efficiency (charge sharing)
- Gate-enclosed NMOS transistors
 - ★ Improve radiation tolerance
- P+ guide ring




Prototype chip design

9 blocks of 16 columns x 64 rows
16 parallel analog outputs




Pitch $y = 21 \mu\text{m}$


Analog outputs (X16)



P1 ($21 \times 21 \mu\text{m}^2$)




P2 ($21 \times 42 \mu\text{m}^2$)



Diode staggered pixel to pixel

P3 ($21 \times 84 \mu\text{m}^2$)

Summary & outlook



- ◆ Tower CIS November 2015 submission
- ◆ 9 blocks of 64 rows \times 16 columns with analog read-out
- ◆ Integration time: 32 μs @ 2 MHz input clock
- ◆ Preliminary TCAD simulation to understand the impacts on charge collection, including:
 - ✓ Pixel size
 - ✓ Collection diode area (surface, footprint)
- ◆ First prototype with 0.18 μm CIS technology aiming for CEPC inner tracker
- ◆ TCAD simulation results will be verified with laboratory test
- ◆ The test is being prepared and the preliminary test results will be shown, complemented with an outlook on further design improvements

谢谢！

Motivation for developing CMOS pixel sensors

■ Physics driven requirements

- ↪ Single point resolution $< 7 \mu\text{m}$
 - High granularity
- ↪ Material budget $\leq 0.65\% X_0/\text{layer}$
 - Low power consumption
 - Thickness can be less than $50 \mu\text{m}$

■ Running constraints (beam related background)

- ↪ Pixel occupancy (typical $\approx 0.5\%$: tracking strategy dependent)
 - High read-out speed
- ↪ Radiation tolerance

■ Specific balance between conflict requirements

- ↪ Physics driven specifications have the priority
- ↪ R&D rather perform to match running condition driven specifications

