

中國科學院為能物招加完施 Institute of High Energy Physics Chinese Academy of Sciences

CMOS pixel sensors for vertex detector of CEPC

Ying ZHANG

On behalf of the CEPC CMOS pixel project group

China-Japan Mini Workshop on SOIPIX 14-15 July 2016, Beijing

Outline

- Introduction on CEPC vertex detector
- Charge collection simulation
- Prototype design
- Summary and outlook



CEPC vertex detector concept

Baseline design for the pre-CDR: ILD-like but different forward region

design

- > 3 layers of double-sided pixels
- > $\sigma_{SP} = 2.8 \ \mu m$, inner most layer
- readout time < 20 µs</p>



CEPC VXD Geometry

	\mathbf{R} (mm)	z (mm)	$ \cos \theta $	$\sigma_{ m SP}$ (μ m)	Readout time (μs)
Layer 1	16	62.5	0.97	2.8	20
Layer 2	18	62.5	0.96	2.8	20
Layer 3	37	125.0	0.96	4	20
Layer 4	39	125.0	0.95	4	20
Layer 5	58	125.0	0.91	4	20
Layer 6	60	125.0	0.90	4	20



CEPC vertex detector requirements

 Excellent impact parameter resolution required for the identification of heavy quarks and τ-leptons (essential for CEPC physics)

$$\sigma_{r\emptyset} = 5 \oplus \frac{10}{(p \cdot \sin^{3/2}\theta)} \ \mu m$$

- Stringent requirements on the vertex detector:
 - > Spatial resolution near the interaction point σ_{sp} ≤ 3 µm → high granularity (small pixel size)
 - > Material budget $\leq 0.15\%$ X₀/layer \rightarrow monolithic pixel sensors

(sensor + embedded electronics, thinned down to e.g. 50 μ m) + air cooling (power dissipation \leq 50 mW/cm²)

- > Low detector occupancy below 1% \rightarrow fast readout (~ 20 µs) + high granularity
- Radiation tolerance (pre.): Total Ionizing dose ~1 MRad/yr

Non-ionization energy loss ~10¹² n_{eq}/cm²/yr



Unprecedented challenges in CEPC vertex (1)

Single point resolution $\sigma_{sp} \leq 3 \ \mu m \rightarrow pixel size$?

spatial resolution vs. pixel pitch





Unprecedented challenges in CEPC vertex (2)

Low power consumption

- Power pulsing will NOT work at the CEPC
 - Instantaneous power ~600 W @ ILC
 - > Average power ~20 W @ ILC by applying power cycling



- The maximum heat load of 150 W imposed by air cooling
- → CEPC has to cut down the power by a factor of 4

Ref.: Y. Lu, CEPC-SppC study group meeting, 2016 April



Unprecedented challenges in CEPC vertex (3)

Fast readout speed

- Readout intervals of ~ 1 µs will be required if the Local Double-ring Scheme is used to increase the hit density
 - > One magnitude lower than the-state-of-art design
 - Background estimates are still in early stage



- baseline design in pre-CDR
- colliding every 3.6 µs, continuously



- to reduce beam and AC power
- to increase the flexibility and luminosity
- 196 ns bunch spacing
- Duty cycle: 9.4 μs/181 μs

Ref.: Y. Lu, CEPC-SppC study group meeting, 2016 April



Technology options

Many technologies from ILC/CLIC could be options.

But, unlike the ILD/CLIC, power pulsing will NOT work at the CEPC

CMOS pixel sensors (CPS)

- relatively mature technology
- < 50 mW/cm² expected
- capable of readout time ~4 µs/frame

SOI sensor

- > Fully depleted HR substrate, potential of 15 µm pixel size design
- Full CMOS circuits

DEPFET

- > Possible application for the inner most vertex layer
- > Small material budget, low power consumption in sensitive area
- Others: 3D-integration

This talk will concentrate on CMOS pixel sensors

CMOS Pixel Sensor





- Integrated sensor and readout electronics on the same silicon bulk with "standard" CMOS process → low material budget, low power consumption, low cost ...
- Ultimate (Mimosa 28) installed for STAR PXL, technology for ALICE ITS Upgrade

Selected TowerJazz 0.18 µm CIS technology for CEPC R&D, featuring:

- Quadruple well process: deep PWELL shields NWELL of PMOS transistors, allowing for full CMOS circuitry within active area
- > Feature size of 0.18 µm and 6 metal layers: good for high-density and low power
- > Thick (18-40 μ m) and high resistivity (\geq 1 k Ω •cm) epitaxial layer: larger depletion
- > Thin gate oxide (< 4 nm): robust to total ionizing dose

Charge collection simulation

Motivation:

Y. ZHANG, M. FU, H.ZHU

Guide the diode geometry optimization and study radiation damage with different \geq types of epitaxial layer

Simulated structure

- Building the 3-D device structure with Sentaurus-TACD tool \succ
- Setting boundary: extending the auxiliary silicon surrounding the device volume \geq to hundreds of micro-meters, which approximates the real device condition, replacing:
 - Reflective boundary condition (default) \rightarrow overestimated signals.
 - Introducing four SiO₂ belts surrounding the detector volume and artificially high **recombination velocity** at the interface \rightarrow unreliable result.









Charge collection simulation

Simulation with different parameters

- Hit position
- Diode geometry
- > Thickness and resistivity of the epitaxial layer
- Radiation damage

Top-view of the simulated 5 imes 5 cluster

Shooting MIP particle vertically at the central pixel and calculate the collected charge in neighboring pixels

pixel size: 16 μ m imes16 μ m



Y. ZHANG, M. FU, H.ZHU



Charge collection vs. diode geometry

sensing diode area

> should be small for the sake of low C, low noise, high gain

because $V_{sig} = Q_{coll}/C$; $N \propto C$

- BUT not too small to preserve charge collection efficiency (important against NI irradiation)
- spacing (free of p- and n-wells) between the diode n-well and the surrounding p-well affects CCE



The collected charge of seed pixel increase with N-well area, but Q/C decrease



Y. ZHANG, M. FU, H.ZHU

Charge collection with competitive N-well

PMOS within the pixel introduces a competitive N-well to the charge collection
 N-well; using the deep P-well is expected to shield the competition



Charge collection with different epitaxial layers



Y. ZHANG, M. FU, H.ZHU





Total charge increases with the thickness and resistivity of the epi-layer, so the charge sharing \rightarrow figure out an optimal configuration

Charge collection with non-ionizing damage

Y. ZHANG, M. FU, H.ZHU Charge collection efficiency decreased with radiation fluence



- > Charge collection remain ~ 80% and ~60% for seed and total pixels at CEPC annual fluence
- Seed pixel: higher resistivity → better radiation
- Pixel cluster:
 - 25 µm thick epi-layer worse than 20 µm (same resistivity)→ charge sharing and radiation-caused-traps in a thicker epi-layer may degrade the performance
 - 30 μm 8 kΩ similar to 20 μm 2 kΩ → advantage of high resistivity can be partly neutralized by thicker epi-layer



First prototype design

Goal: sensing diode optimization and in-pixel pre-amplifier study

→ improves SNR → enhances detection efficiency

Chip floor plan

- Contains two matrices, Matrix-1 with 33 × 33 µm² pixels (except SFA20), Matrix-2 with 16×16 µm² pixels. Each matrix includes 16 SF (source follower) blocks for sensor optimization
- > Matrix-1 includes 3 blocks with in-pixel pre-amplifier
- > SFA20 in Matrix-1 contains pixel with AC-coupled pixels



First prototype design — pixel structures Y. ZHANG, Y. ZHOU DC-coupled SF pixels: 2T/3T structure Vdiode Vdiode different diode geometries Vdda Vdda 3T Reset → to verify the TCAD simulation results two biasing modes (2T/3T) two transistor types (nmos/pmos SF) Row_sel Row se Pixel Array Periphery Iref Iref Uut 🗸 AC-coupled structure **AC-coupled pixel** Vdiode Vclamp Vdda Column line sensing node AC-coupled with circuit Clam Reset diode bias voltage could be higher than power supply, i.e. up to 10 V Row_Sel → larger depletion region & lower Cd Vsub

 \geq

 \geq

 \geq

 \geq

Pixel array

Pheriphery

2T

Out

SOI mini-workshop15 July, 2016

18

First prototype design — pixel structures

In-pixel pre-amplifier

- > Common source amplifier with AC feedback, CDS in pixel
- > Only active when the row is selected to be read \rightarrow power saving
- Using a twin-well process only NMOS can be used, while both types of transistors are used in our prototype







First prototype design —— readout

Pixel array steering:

- > selecting one row, 16 columns read out in parallel
- > each row needs one clock cycle, readout time of a frame is 24 µs @ 2MHz





Next prototype design

Goal: small digital pixel design and characterization

- Signal digitized in pixel → reduce power consumption
- > Minimize pixel size in the current process (0.18 μ m), i.e. ~20 μ m pitch

A preliminary proposal for the pixel design

- Based on the ASTRAL pixel configuration
- Keep in-pixel discrimination & rolling shutter readout mode, depleting the sensor, simplify the in-pixel circuitry design to shrink the pixel size





Summary and outlook

- To address the challenges from the CEPC vertex detector, R&D of the CMOS pixel sensors is proceeding
- Performed preliminary TCAD simulation to understand the impacts on charge collection, including:
 - > collection diode geometry
 - > epitaxial layer
 - > non-ionizing radiation damage

- First prototype designed and fabricated in the TowerJazz 0.18 µm CIS technology
 - Sensor characterization expected this year and TCAD simulation results to be verified with measurement
- Second submission expected this November, targeting on the design of small size digital pixels

Thanks for your attention !

Charge collection vs. hit position

- The symmetrical pixel model makes the charge collection distribution symmetrical
 - > Two different hit positions selected in the following simulations (A, C)



SOI mini-workshop15 July, 2016