



Design of First China-Japan Counting Pixel (CNPIX1)

July. 14, 2016

China-Japan Mini Workshop on
SOIPIX @IHEP, Beijing

Yasuo Arai, KEK

yasuo.arai@kek.jp

<http://rd.kek.jp/project/soi/>

概论

- Shield effect of middle Si (SOI2) layer in the Double SOI wafer is confirmed. Then it become possible to include complex digital circuit in a pixel.
- We, IHEP and KEK member, started to develop advanced counting-type X-ray pixel detector based on previous CPIXTEG3B and CPIXTEG1 chips.
- To reduce charge sharing effect, Hexagonal shape pixel is adopted, and new charge compare circuit is developed.

Collaborator


IHEP China: Yinpeng Lu, Yang Zhou

KEK Japan: Yasuo Arai, Ryo Hashimoto, Ryutaro Nishimura

Square vs. Hexagonal


In small size counting-type pixel, Charge Sharing becomes severe issue.

Square Pixel



$$\text{worst}(E_{\text{photon}}) = 4 \cdot V_{\text{th}}$$


Hexagonal Pixel



$$\text{worst}(E_{\text{photon}}) = 3 \cdot V_{\text{th}}$$


Hexagonal pixel can detect $3 \cdot V_{\text{th}}$ energy photon even in the case of charge share in 3 pixel. While in square pixel, this will be $4 \cdot V_{\text{th}}$.

Square Pixel



$$V_{\text{th}} = 1/4 E_{\text{photon}}$$

Hexagonal Pixel




$$V_{\text{th}} = 1/3 E_{\text{photon}}$$

No. of comparing circuit is 6 in Hexagonal pixel, while in square pixel, there needs 8 circuit.

Charge Sharing Handling Circuit




Compare Charge Amplitude with surrounding 6 pixels by using Timing Pulse, and Count only the pixel with largest charge.




Timing + Phase Comparator

Assuming output signal from a discriminator, which receive larger signal than adjacent cell, has faster rising edge and longer pulse width, the Compare circuit can select right counter clock.

Simulation results



Block Diagram of a Pixel





PREAMP_12_B and SHP_12_B design (HGAIN)

- Optimum results @ $I_{fb_preamp_in} = 0.5\mu A$, $I_{fb_shp_in} = 0.5\mu A$
 - Maximum amplitude 109.6mV
 - Minimum ENC = 31.2e

Conditions


- $I_{leak} = 20pA$
- $C_d = 50fF$
- $Q_{sig} = 400e$
- $C_{f_preamp} = 0fF + 1fF$ (LPE)
- $C_{f_shp} = 4fF$ (DMOS) + 1fF (LPE)
- $I_{th} = 100nA$



LGAIN mode Simulation



Preamp Out: 24 $\mu\text{V}/\text{e}$

Shaper Out : 173 $\mu\text{V}/\text{e}$



(by Yunpeng Lu)

Input-referred threshold @ ANALOG_12_B




HGAIN mode Simulation

Preamp Out: 51 $\mu\text{V}/\text{e}$



Shaper Out : 369 $\mu\text{V}/\text{e}$

Input-referred threshold @ ANALOG_12_B




Vtmin=6x31e=186e

Vtmax= 2819e



(by Yunpeng Lu)




$$Vpitch = \sqrt{3} \cdot L$$

$$Hpitch = 1.5 \cdot L$$

$$PixArea = \frac{3\sqrt{3}}{2} L^2 = 2.598 \cdot L^2$$

Taking $L = 30 \text{ um}$
 $Vpitch \cong 52 \text{ um}$
 $Hpitch = 45 \text{ um}$
 $PixArea = 2338.2 \text{ um}^2$
 cf) $50 \times 50 \text{ um}^2 = 2500 \text{ um}^2$

Layout Plan



First Hexagonal Pixel in SOIPIX

CNPIX1

45um



Charge Amp
+
Shaper
+
Discriminator
+
Q Share Handling
+
19bit Counter
+
7bit register
(in 2,340 μm^2)



Most Complicated Pixel so far!

Comparison of Counting-type Pixel


	Pilatus3	Eiger	Medipix2	Medipix3RX	Timepix3	CNPIX1
pixel size	172um x 172um	75um x 75um	55um x 55um	55um x 55um	55um x 55um (3025um ²)	45um x 52um (2340um²)
No. of pixels	487 x 195 (94,965)	256 x 256 (65,536)	256 x 256 (65,536)	256 x 256 (65,536)	256 x 256 (65,536)	328 x 256 (83,968)
counter depth	20bits	12bits	13bits	12bits x 2 or 24bits x1	14bits(ToA) + 10bits(ToT)	18+1 bits
No. of threshold	1	1	2	1 or 2	1	1
Care for Charge Share	No	No	No	Yes	No	Yes
Process	CMOS 0.25um	CMOS 0.25um	CMOS 0.25um	CMOS 0.13um	CMOS 0.13um	SOI 0.2um
Lowest Eth (noise)	2.7 keV	2.7 keV		(72 e-)		1.5 keV (<40e-)
Counting rate	10 MHz	~1 MHz		Unkown		>1MHz
Pixel Shape	Square	Square	Square	Square	Square	Hexagonal

Vertical Read Layout


- Merit
- Better for multiple sensor layout.
 - No. of Unit become small.
- Demerit
- It takes longer time to read out a column data.
 - Voltage drop along a column becomes large.





CNPIX1 (Whole Chip)



CNPIX1 (Corner)





Examples of Multiple Sensor Layout



Layout Shrink (Active Merge)


Bulk CMOS

SOI





Share
Contacts

In the SOI process, it is possible to merge NMOS & PMOS Active region and share contacts.




Single Port SRAM Bit Cell



(designed by I. Kurachi)


Cell Size : $3.94\mu\text{m} \times 3.06\mu\text{m} = 12.06\mu\text{m}^2$

18bit Counter + Overflow bit with Serial I/O



Middle Si Vias

To get good shield effect of the middle Si layer many Vias are necessary between analog and digital circuits.



PS2基準縮小


From Next MPW run, design rule for the middle Si Via will be shrunken from 1.56um to 0.76um.

現行ではPS2の外側にBW2を発生させているが、内側にBW2を発生させることで、BW2最小幅が $1.4 \Rightarrow 0.6\mu\text{m}$ に、2CT有の場合は $1.56 \Rightarrow 0.76\mu\text{m}$ に縮小。


(但し、AC-BW2距離は変わらない)

PS2はBW2でエッチングされた領域にセルフアラインで注入される。

a) 現行の断面図@PS2ホトリソ



b) 提案の断面図@PS2ホトリソ



摘要

- We, IHEP and KEK team, designed new counting-type X-ray pixel detector.
- The pixel size of our 0.2um SOI process is smaller than that of 0.13um CMOS process by using NMOS/PMOS active merge technique.

Size of counting-type pixel is smallest in the world !

- To relax charge sharing effect, we adopted hexagonal shape pixel, and to solve charge sharing issue, new compare circuit is designed.
- Further shrink or better performance may be possible by introducing smaller SOI2 VIA rule.