

#### A monolithic pixel sensor with fine space-time resolution based on SOI technology for the ILC vertex detector

TIPP2017, Beijing May. 25, 2017 **Shun Ono**, Miho Yamada, Yasuo Arai, Toru Tsuboyama, Ikuo Kurachi Yoichi Ikegami(KEK) Manabu Togawa, Teppei Mori(Osaka-Univ.) Kazuhiko Hara, Daisuke Sekigawa, Shun Endo(Tsukuba Univ.) Akimasa Isikawa(Tohoku Univ.)

### International Linear Collider

- ILC Experiment: e+e linear collider
  - Precise measurement of the Higgs boson
  - Search for physics beyond the Standard Model



#### ILC detector concept (ILD)



#### ILC Vertex Detector

- Detector requirements
  - 1. Sensor position resolution: 3  $\mu$  m
    - Pixel size: ~20x20  $\mu$  m<sup>2</sup>
    - Low material budget: ~0.1%/X0
      - corresponds to ~ 100  $\,\mu\,{\rm m}$  Si



- 2. Time resolution
  - Bunch identification during beam train: 554ns interval

SOI pixel sensor for the ILC vertex detector

• Storing both the hit position and timing of charged particle

# SOIPIX (SOI Pixel Detector)

• Monolithic pixel detector with SOI technology



### SOI sensor for ILC: SOFIST

- <u>SOI</u> sensor for <u>Fine measurement of Space and Time</u>
  - Conceptual design of SOI pixel sensor for the ILC vertex detector



# SOFIST Pixel architecture



## SOFIST Prototype sensors

- SOFIST prototype chips
  - SOFIST Ver.1
    - Pixel with analog signal readout
    - Delivered in Dec. 2015
  - SOFIST Ver.2
    - Pixel with time stamp readout
    - Delivered in Dec. 2016
  - SOFIST Ver.3 ~
    - Pixel integration of Ver.1 and Ver.2
    - Under designing



## SOFIST Ver.1 chip





2017/5/25

TIPP2017, Beijing

#### SOFIST Ver.1 chip

- Pixel circuit
  - Pixel size: 20x20  $\mu$  m2
  - Pre-amp gain: 32uV/e-





### SOFIST Ver.1 chip evaluation: Beam test

- Beam test @ Fermi national laboratory
  - Beam: 120GeV Proton
  - Evaluation of SOFIST Ver.1 and FPIX





### Cluster signal, S/N

- Sensor setup
  - Depletion width: ~500 [um] (HV=130V)
  - Readout by External ADC (12bit)

- Cluster signal reconstruction
  - Finding hit pixel over threshold
    - Summing 6x6 pixels around hit



### Chip evaluation: Position resolution

#### Track reconstruction

- Find track candidates from FPIX.
- Residual calculation
  - Difference between reconstructed track and detected hit on the SOFIST.



#### Residual analysis result @500um sensor thickness



2017/5/25

TIPP2017, Beijing

## SOFIST Prototype sensors

- SOFIST prototype chips
  - SOFIST Ver.1
    - Pixel with analog signal readout
    - Delivered in Dec. 2015
  - SOFIST Ver.2
    - Pixel with time stamp readout
    - Delivered in Dec. 2016
  - SOFIST Ver.3 ~
    - Pixel integration of Ver.1 and Ver.2
    - Under designing





### SOFIST Ver.3/Ver.4

- Design of next prototype chips
  - SOFIST Ver.3; Pixel size: 30x30um<sup>2</sup>
    - Pixel circuit integration of both Ver.1 and Ver.2
    - 3 analog signal memories and 3 timestamps
  - SOFIST Ver.4; Pixel size: 20x20um<sup>2</sup>
    - SOI sensor with 3D stacking technology
    - Reduction of the pixel size from Ver.3

## SOI-3D stacking sensor

- Stacking circuit chip on SOI sensor
  - Connecting upper and lower chip by Au cone bump with 5um pitch



2017/5/25

TIPP2017, Beijing



#### SOI-3D stacking sensor

# Summary

- Development SOI pixel sensor for the ILC experiment : SOFIST
  - SOFIST Ver.1: Analog signal readout
    - Beam test at Fermilab Test beam line.
    - Position resolution ~1.7  $\,\mu\,{\rm m}$  @ 500um sensor thickness
  - SOFIST Ver.2: In-pixel timestamp circuit
    - Production was done.
  - SOFIST Ver.3/4: Pixel integration
    - Ver.4: Pixel implementation with 3D stacking technology
    - Under designing

### Backup

#### SOIピクセル検出器の特徴



• Active共有化



• Double-SOI



放射線耐性(TID)強化: > 1Mrad

### SOI sensor for ILC: SOFIST

• <u>SO</u>I sensor for <u>Fi</u>ne measurement of <u>Space and Time</u>



#### Stitching Exposure for Large Sensor



### SOFIST Ver.1: Column ADC

• Colum ADC circuit

- Wilkinson-Type ADC
- Resolution: 8bit / 1V = 3.9mV/bit. Conversion time: 2.56usec



#### SOFIST Ver.1: Column ADC

#### • ADC SPICE simulation



#### SOFIST Ver.1:

- Column ADC: output linearity
  - ADC response by test pulse input.



#### SOFIST Ver.1 chip

• Sr-90 irradiation

2017/5/25

• SOFIST setup: Bias voltage = 140V, Readout by On-chip ADC



SOFIST output data

#### SOFIST Ver.1: Signal spectrum

#### • Cluster signal spectrum

- SOFIST setup: External ADC (12 bit), On-chip ADC (8 bit)
- Bias voltage: 130V (Full depletion), Clustering: 6x6 pixels



TIPP2017, Beijing

#### Chip evaluation: Position resolution

- Residual analysis result
  - Bias voltage = 130V Depletion width: ~500 [um]



2017/5/25

HEFLUI, DEIJING

#### SOFIST Ver.1: HV scan

- Bias voltage dependence of Peak signal
  - Bias voltage: 15 ~ 130V



#### SOFIST Ver.1:Beamtest

• Event display



#### SOFIST Ver.1: 飛跡再構成

- 飛跡再構成によるイベントカット
  - 検出器間のヒット位置、相関







#### SOFIST Ver.2: Pixel circuit

- Pixel circuit
  - Pixel size: 25x25um2
  - Pre-amp: CSA (Cf: ~3fF)
  - Comparator: Chopper inverter (Cap. + Inverter)
  - Shift-register: D-FF x2





### 次期試作チップ開発

- SOFIST Ver.3
  - Pixel: 30x30um<sup>2</sup>
    - (Analog memory + Timestamp) x3
- SOFIST Ver.4 (3D)
  - SOI pixel sensor with 3D stacking
    - Cone bump connection
  - Pixel: 20x20 um<sup>2</sup>
    - (Analog memory + Timestamp) x3

#### Cone bump (T-Micro)







TIPP2017, Beijing

#### SOFIST Ver.3/Ver.4: Chip overview

Ver.3

#### Ver.4(Upper, Lower chip)



### Gold cone bump

• Merit of cone bump



Tohoku MicroTec Co., Ltd.



TIPP2017, Beijing