

Study of Radiation-induced Soft-errors in FPGAs for Applications at High-luminosity e^+e^- Colliders

Thursday, 25 May 2017 15:12 (18 minutes)

Static RAM-based Field Programmable Gate Arrays (SRAM-based FPGAs) [1, 2] are widely adopted in Trigger and Data Acquisition (TDAQ) systems of High-Energy Physics (HEP) experiments for implementing fast logic due to their re-configurability, large real-time processing capabilities and embedded high-speed serial IOs. However, these devices are sensitive to radiation effects such as single event upsets (SEUs) or multiple bit upsets (MBUs) in the configuration memory, which may alter the functionality of the implemented circuit. Therefore, they are normally employed only in off-detector regions, where no radiation is present. Special families of SRAM-based FPGAs (e.g. the Xilinx Virtex-5QV) have been designed for applications in radiation environments, but their excessive cost (few 10k USD), with respect to their standard counterpart (~ 500 USD), usually forbids their usage in many applications, including HEP. Therefore, there is a strong interest in finding solutions for enabling the usage of standard SRAM-based FPGAs also on-detector. Methods based on modular redundancy and periodic refresh of the configuration, i.e. configuration scrubbing, are used in order to mitigate single event effects, which become more significant as the technological scaling proceeds towards smaller feature sizes. In fact, latest devices also include dedicated circuitry implementing error correcting codes for mitigating configuration errors. The expected bit configuration upset rate is valuable information for choosing which protection strategy, or which mixture of strategies, to adopt.

Typically, test campaigns are carried out at dedicated irradiation facilities by means of heavy ions, proton and neutron beams [3,4,5] and they permit to determine the particle to bit error cross section. However, a reliable prediction of the upset rate, and of radiation effects in general, requires the knowledge of the cross section as function of the particle species and their spectra and it depends on a detailed knowledge of the radiation fluxes. Often such information is not available with sufficient precision, and when possible an in situ (or in flight for space applications) measurement of the upset rate is highly recommended. For instance, experiments at the Large Hadron Collider have been monitoring SEUs in readout control FPGAs [6], experiments in space have been launched in order to measure single event effects rates and compare them to predictions based on cross sections [7]. Furthermore, over the last decade, FPGA vendors have been carrying out experiments aimed at measuring SEUs induced by atmospheric neutrons in their devices [8].

In February 2016 the SuperKEKB [9] e^+e^- high-luminosity ($8 \cdot 10^{35} cm^{-2} s^{-1}$) collider of the KEK laboratory (Tsukuba, Japan) has been commissioned and it has been operated until June 2016 completing the so-called Phase-1.

In this work, we present direct measurements of radiation-induced soft-errors in a SRAM-based FPGA device installed at a distance of ~ 1 m from the SuperKEKB beam pipe.

We designed a dedicated test board hosting a Xilinx Kintex-7 FPGA. In order to distinguish between FPGA failures from those of other devices, our board hosts only passive components other than the device under test. Power and configuration are fed to the board over dedicated cabling from a remote control room. A single board computer manages configuration and read back via a JTAG connection.

During the SuperKEKB operation, we continuously read back the FPGA configuration memory in order to spot single and multiple bit upsets (SBUs and MBUs) and we logged power consumption at the different power rails of the device. Since the operation current of the SuperKEKB collider spanned a range between 50 and 500 mA for both the electron and positron rings, the experimental scenario allowed us to perform measurements in different radiation conditions.

We discuss the measured FPGA configuration error rate for both SBUs and MBUs and the power consumption variation in the view of applications in Belle2, but also taking into account other experiments operating in similar radiation conditions.

Our study will continue in 2018 during the Phase-2 operation of the SuperKEKB collider, when the ring currents will increase and the final focusing magnets will be installed for providing e^+e^- collisions. The background radiation is expected to rise as well as related effects in FPGAs.

This work is part of the ROAL SIR project funded by the Italian Ministry of Research (MIUR).

References

- [1] Xilinx Inc., “Virtex UltraScale FPGAs Data Sheet: DC and AC Switching Characteristics,” DS893 (v1.7.1) April 4, 2016

- [2] Altera Corp., “Stratix 10 Device Overview,” S10-OVERVIEW, 2015.12.04
- [3] D. M. Hiemstra and V. Kirischian, “Single Event Upset Characterization of the Kintex-7 Field Programmable Gate Array Using Proton Irradiation,” 2014 IEEE Radiation Effects Data Workshop (REDW), Paris, 2014, pp. 1-4.
doi: 10.1109/REDW.2014.7004593
- [4] M.J. Wirthlin, H. Takai and A. Harding, “Soft error rate estimations of the Kintex-7 FPGA within the ATLAS Liquid Argon (LAr) Calorimeter,” in Proc. of Topical Workshop on Electronics for Particle Physics 2013, Perugia, Italy
- [5] T. Higuchi, M. Nakao and E. Nakano, “Radiation tolerance of readout electronics for Belle II,” in Proc. of Topical Workshop on Electronics for Particle Physics 2011, Vienna, Austria
- [6] K. Røed, J. Alme, D. Fehlker, C. Lippmann and A. Rehman, “First measurement of single event upsets in the readout control FPGA of the ALICE TPC detector,” in Proc. of Topical Workshop on Electronics for Particle Physics 2011, Vienna, Austria
- [7] A. Samaras, A. Varotsou, N. Chatry, E. Lorfèvre, F. Bezerra and R. Ecoffet, “CARMEN1 and CARMEN2 Experiment: Comparison between In-Flight Measured SEE Rates and Predictions,” 2015 15th European Conference on Radiation and Its Effects on Components and Systems (RADECS), Moscow, 2015, pp. 1-6.
doi: 10.1109/RADECS.2015.7365590
- [8] Xilinx Inc., “Continuing Experiments of Atmospheric Neutron Effects on Deep Submicron Integrated Circuits,” WP286 (v2.0) March 22, 2016
- [9] I. Adachi, “Status of Belle II and SuperKEKB,” Journal of Instrumentation, Volume 9, July 2014

Summary

In February 2016 the SuperKEKB [9] e^+e^- high-luminosity ($8 \cdot 10^{35} cm^{-2}s^{-1}$) collider of the KEK laboratory (Tsukuba, Japan) has been commissioned and it has been operated until June 2016 completing the so-called Phase-1.

In this work, we present direct measurements of radiation-induced soft-errors in a SRAM-based FPGA device installed at a distance of ~ 1 m from the SuperKEKB beam pipe.

We designed a dedicated test board hosting a Xilinx Kintex-7 FPGA. In order to distinguish between FPGA failures from those of other devices, our board hosts only passive components other than the device under test. Power and configuration are fed to the board over dedicated cabling from a remote control room. A single board computer manages configuration and read back via a JTAG connection.

During the SuperKEKB operation, we continuously read back the FPGA configuration memory in order to spot single and multiple bit upsets (SBUs and MBUs) and we logged power consumption at the different power rails of the device. Since the operation current of the SuperKEKB collider spanned a range between 50 and 500 mA for both the electron and positron rings, the experimental scenario allowed us to perform measurements in different radiation conditions.

We discuss the measured FPGA configuration error rate for both SBUs and MBUs and the power consumption variation in the view of applications in Belle2, but also taking into account other experiments operating in similar radiation conditions.

Our study will continue in 2018 during the Phase-2 operation of the SuperKEKB collider, when the ring currents will increase and the final focusing magnets will be installed for providing e^+e^- collisions. The background radiation is expected to rise as well as related effects in FPGAs.

This work is part of the ROAL SIR project funded by the Italian Ministry of Research (MIUR).

Primary author: Dr RAFFAELE, Giordano (University of Naples and INFN)

Co-authors: Prof. ALOISIO, Alberto (University of Naples and INFN); Dr TORTONE, Gennaro (INFN Naples)

Presenter: Dr RAFFAELE, Giordano (University of Naples and INFN)

Session Classification: R3-Front-end electronics and fast data transmission(3)

Track Classification: Trigger and data acquisition systems