

# Hiroshima Conference HSTD 11

Okinawa, Dec 10 – 15, 2017

## Pixel Detector Overview

### Pixel Detectors ... where do we stand ?



in my very subjective opinion ... w/ apologies

Norbert Wermes  
University of Bonn



# ~1997

## Hybrid pixel detectors




HEP tracking

Imaging




LHC

HI



biomedical



photon science




## Monolithic pixel detectors



HEP tracking

Imaging



HI, B-FAC



LHC

ALICE ITS

ATLAS CMOS



# 2017


## Some early prejudices

... e.g. about HL-LHC radiation levels

- Tough for planar sensors ... !?
- There is no alternative, though ... !?
- Diamond will never become a pixel detector ... !?
- You have to use p-type material ... !?
- ...

# Radiation

talk by G. Kramberger




- HL-LHC fluence => every Si **lattice cell** sees about **50 mips**

- Readout at  $n^+$  electrodes ( **$e^-$  collection**)
- Operate at **high bias** voltages
- Carefully plan the **annealing** scenario
- Provide proper **electrode** design and **guard rings**
- Use **p-substrates** (rather than n-in-n) ... **why?**


## Recipe

evidence




but more complex for pixels

- Q trapping
- structured weighting fields
- E-field after irradiation



# What is actually different for p vs n bulk?






Radu et al., J. Appl. Phys. 117, 164503 (2015)  
RD50, M. Moll et al., PoS (Vertex 2013) (2013) 026

# Donor removal/acceptor increase <-> acceptor removal


n - bulk

p - bulk




oxygen enriched silicon



donor (P) removal  
decreases pos.  $\rho$



harmless  
 $VO_i$  defect




radiation induced vacancy  
(mobile even below RT)



acceptor (B) removal  
decreases negative  $\rho$

**Cure? C-enrichment?**




radiation induced oxygen interstitial

A. Junkes, E. Donegani, C. Neunbüser, IEEE TNS (2014)  
10.1109/NSSMIC.2014.7431260  
E. Donegani, Thesis U Hamburg (2017)




# Radiation hard Si sensors -> (thin) planar pixel sensors




- thin n<sup>+</sup> in p sensors after high fluences (neutrons)

talk by K. Nakamura




- 6000 – 7000 e<sup>-</sup> for 100 - 200  $\mu\text{m}$  sensors @ 300 V – 600 V bias
- hit efficiencies are still reasonable at  $\Phi > 10^{16}$

Macchiolo, Nisius, Savic, Terzo, NIM A831:111–115, 2016.  
 Terzo, Andricek, Macchiolo, Nisius et al, JINST 9 (2014) C05023  
 K. Kimura et al., NIM A831 (2016) 140-146  
 Y. Unno et al., NIM A699(2013)72–77.



# Radiation hard Si sensors -> 3D-Si sensors



- 3D sensors have been put to reality in ATLAS IBL detector since 2015 -> so far reliable and well performing



S. Parker, C. Kenney, J. Segal, ICFA Instr.Bull. 14 (1997) 30  
C. Da Via, et al., NIM A49 (2005) 122-125,  
NIM A 699 (2013) 18

- particle path (signal) different from drift path
- high field w/ low voltage

-> radiation tolerance  
-> Q still 50% @  $10^{16} \text{ cm}^{-2}$

- slightly larger  $C_{in}$  (noise)
- now also in diamond, CdTe

talk by C.B. Martin



## Development for HL-LHC:


- thin (100 μm)
- 6" wafers
- electrodes thin (5 μm) & narrowly spaced
- slim or active edges

talks by H. Oide, J. Lange

G.F. Dalla Betta et al., NSSMIC.2015, arXiv:1612.00608,  
J. Lange et al., arXiv:1707.01045



# Radiation hard Si sensors -> 3D-Si sensors




- 3D sensors have been put to reality in ATLAS IBL detector since 2015 -> so far reliable and well performing

S. Parker, C. Kenney, J. Segal, ICFA Instr.Bull. 14 (1997) 30  
C. Da Via, et al., NIM A49 (2005) 122-125,  
NIM A 699 (2013) 18


- particle path (signal) different from drift path
- high field w/ low voltage

-> radiation tolerance  
-> Q still 50% @  $10^{16} \text{ cm}^{-2}$

- slightly larger  $C_{in}$  (noise)
- now also in diamond, CdTe



talk by C.B. Martin









**Development for HL-LHC:**

- thin ( $100 \mu\text{m}$ )
- 6" wafers
- electrodes thin ( $5 \mu\text{m}$ ) & narrowly spaced
- slim or active edges

G.F. Dalla Betta et al., NSSMIC.2015, arXiv:1612.00608,  
J. Lange et al., arXiv:1707.01045


talks by H. Oide, J. Lange

... has been made into a radhard “quasi” tracker




talks by  
H. Kagan  
N. Venturi

You cannot use **CMOS** (technologies for) sensors.  
They do not have the same properties as  
“good” silicon sensors ... !?




- can have in-pixel **AC coupling**
- fancy **RDL** possibilities by metal layers
- **cheap** large feature size technology possible
- no extra bumping step, because bumps (**C4**) come with CMOS fabrication
- do flip-chipping in-house (large pitch)
- large sensors possible (→ reticule stitching)
- may be even wafer based flip-chipping (8")

- LFoundry 150 nm CMOS technology
- 2k  $\Omega$ cm p-type bulk
- ATLAS FE-I4 pixel size (50  $\mu$ m x 250  $\mu$ m)
- 16 x 36 pixel
- 300  $\mu$ m thick
- Backside processed





D.-L. Pohl et al., JINST 12 (2017) no.06, P06020





- IV curves of all samples ok (bias 120 V -> 500 V)
- about **220  $\mu\text{m}$**  depletion depth
- leakage current **20  $\mu\text{A} / \text{cm}^2$**  (IBL: 15  $\mu\text{A}/\text{cm}^2$ )
- **noise** as in standard sensors
  - planar sensors ( $C_D = 117 \text{ fF}$ ): ENC = 120 e-
  - 3D-Si sensors ( $C_D = 180 \text{ fF}$ ): ENC = 140 e-
- **high efficiency after irradiation** ( $1 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$ )




## FE chip

- A complex chip ( $\sim 10^9$  transistors) in general can only be done by industry and needs many years of development ... !? ... and is too expensive ... !?
- 250 nm technology was radhard => 65 nm technology is even better ... !?




# Pixel R/O-Chip for HL-LHC rates (and radiation)

- Effort and costs so large that joint approach (cross experiments) is needed -> **RD53** (20 Institutes)
- High hit rate (not smaller pixel size) requires high logic density -> **65nm TSMC**



- FE-65 prototypes (2016) -> RD53A (full size chip) -> **back from foundry**
- Deep submicron (250 nm & 130 nm) saved LHC pixel R/O chips
- 65 nm has its **own** – geometry induced – **radiation effects** to deal with
- Requires long and tedious study program ...

RINCE = Radiation Induced **Narrow Channel** Effects  
RISCE = Radiation Induced **Short Channel** Effects



# RD53A alive ... (received last Wednesday)







image produced by  
selective injections



# Pixel R/O philosophy changes -> better architectures


## 1<sup>st</sup> generation

- column drain R/O
- FE-I3 like



## 2<sup>nd</sup> generation


- 4-pixel region logic
- efficient for clusters
- FE-I4 like



talk by M. Garcia-Sciveres

## 3<sup>rd</sup> generation


- region architectures with grouped logic -> regional hit draining
- surrounded by synthesized logic ("digital sea")
- RD53A like



"analog islands in digital sea"

... complex designs can be made much faster now than in the early LHC days. 17

# Current favorite large system layouts ...



## Monolithic pixel modules

- ❑ Monolithic pixels will never stand the LHC rates and radiation environment ... !?
- ❑ SOI pixel technology is fine, but it is difficult to get around the many challenges ... !?

# Hybrid Pixel Detectors


## PROs (split functionality)

- complex signal processing in readout chip
- zero suppression and hit storage during L1 latency
- radiation hard chips and sensors to  $>10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$
- high rate capability ( $\sim \text{MHz}/\text{mm}^2$ )
- spatial resolution  $\approx 10 - 15 \text{ } \mu\text{m}$
- **NEXT:** 3D integration (TSVs) ... from C2W to W2W assemblies

## CONS

- relatively large **material** budget:  $>1.5\% X_0$  per layer
- sensor + chip + flex kapton + passive components
- support, cooling ( $-10^\circ\text{C}$  operation), services
- **resolution** could be better
- complex and laborious module production
- bump-bonding / flip-chip
- many production steps
- expensive

hence: Monolithic pixels relying on commercial CMOS processes have come in focus (first outside LHC-p  $\rightarrow$  also **for HL-LHC**)




STAR  
MAPS  
2014  
0.16 m<sup>2</sup>




Belle II  
DEPFET  
2018  
0.014 m<sup>2</sup>



ALICE upgrade  
MAPS  
2021  
10 m<sup>2</sup>



ILC  
DEPFET  
MAPS  
SOIPIX  
20??



talks by W. Snoeys, H. Pernegger, I. Peric,  
T. Hirono, B. Hiti, D. Dannheim



# What is needed to realize (radhard) depleted CMOS pixels?

$$d \sim \sqrt{\rho \cdot V}$$

I. Peric, NIM A582 (2007) 876-885

**1**


“High” Voltage add-ons  
to apply 50 – 200 V bias

**2**

“High” Resistivity Substrate  
Wafers (100  $\Omega\text{cm}$  –  $\text{k}\Omega\text{cm}$ )

**3**


Multiple (3-4)  
nested wells  
(for shielding and  
full CMOS)




from: www.xfab.com

**4**

Backside Processing  
(for thinning and back bias contact)



I. Mandic et al., JINST 12 (2017) no.02, P02021




(a) Large fill-factor

Electronics **inside** charge collection well



- Collection node with **large electrode**  
→ no low field regions  
→ on average **short(er) drift** distances  
→ more **radhard**
- **Full CMOS** with isolation between NW&DNW
- **Large (> 100 fF) sensor capacitance**  
(due to DNW/PW junction!)  
→ noise & speed or power penalties  
→ x-talk possible (from digital to sensor)  
needs dedicated IC design



(b) Small fill-factor

Electronics **outside** charge collection well






- Very **small sensor capacitance** (~5 fF)  
→ noise low, speed high, power low
- on average longer drift distances and low field regions  
→ **radhard?**
- also **full CMOS** with addn'l deep-p implant

- **TowerJazz** 180 nm CMOS CIS
- deep PW full CMOS in pixel
- epi thickness: 18 – 40  $\mu\text{m}$
- Design derived from ALICE development
- **Modified process** to improve depletion & lateral E


W. Snoeys et al., NIM A871 (2017) 90 – 96.

## Pixel dimensions:


- 36 x 42  $\mu\text{m}^2$  pixel size
- **3  $\mu\text{m}$  diameter electrodes**
- Measured capacitance <5fF




# Large ( $\sim 1 \text{ cm}^2$ ) full CMOS chips (=modules) w/ readout




**LFfoundry** 150 nm  
substrate  $\rho > 2 \text{ k}\Omega\text{cm}$




**ams** 180 nm  
substrate  $\rho \sim 0.08 - 1 \text{ k}\Omega\text{cm}$



**TowerJazz** 180 nm epitaxial ( $25 \mu\text{m}$ )  
substrate  $\rho > \text{k}\Omega \text{ cm}$




(a) Large fill-factor



(b) Small fill-factor




# Large ( $\sim 1 \text{ cm}^2$ ) full CMOS chips (=modules) w/ readout



**LF Monopix**


**LFfoundry** 150 nm  
substrate  $\rho > 2 \text{ k}\Omega\text{cm}$



**MuPix**

**ATLASpix**


**ams** 180 nm  
substrate  $\rho \sim 0.08 - 1 \text{ k}\Omega\text{cm}$




**MALTA**

**TJ Monopix**

**TowerJazz** 180 nm epitaxial ( $25 \mu\text{m}$ )  
substrate  $\rho > \text{k}\Omega \text{ cm}$




(a) Large fill-factor



(b) Small fill-factor


# Results extremely encouraging

## • radiation hardness





I. Mandić et al., JINST 12 (2017) no.02, P02021

## TID 1 MGy




## • efficiency




talks by H. Pernegger, T. Hirono, I. Peric

## • timing

ams180 after  $1 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$



TowerJazz (small fill factor)







# SOI pixels

Note again dedicated workshop  
included in this conference

## FD CMOS on SOI

$$d \sim \sqrt{\rho \cdot V}$$



- **fully depleted SOI (thin film)**  
@ Lapis / KEK
  - **issues**
    - back gate effect
    - coupling of sensor to circuit
    - radiation (TID) issues due to BOX
  - **cures** developed in recent years
    - buried p-well, nested wells
    - “double SOI” structures
- => TID hard to 10 Mrad

talks Y. Arai, K. Fukuda, S. Kawahito + SOI workshop

## FPIX, SOFIST

particle tracking

INTPIX

X-ray

XRPIX, **SOIPIX-PDD**

X-ray astro

SOPHIAS

synchrotron rad.

cryogenic

far infrared

CNTPIX



counting -> biomed

MALPIX


ion spectroscopy

## FD CMOS on SOI

$$d \sim \sqrt{\rho \cdot V}$$




- **fully depleted SOI (thin film)**  
@ Lapis/KEK
- **issues**
  - back gate effect
  - coupling of sensor to circuit
  - radiation (TID) issues due to BOX
- **cures** developed in recent years
  - buried p-well, nested wells
  - “double SOI” structures




## FD CMOS on SOI

$$d \sim \sqrt{\rho \cdot V}$$



- **fully depleted SOI (thin film)**  
@ Lapis/KEK
- **issues**
  - back gate effect
  - coupling of sensor to circuit
  - radiation (TID) issues due to BOX
- **cures** developed in recent years
  - buried p-well, nested wells
  - “double SOI” structures



- **HV-SOI (thick film)**
- a promising alternative
- doped, non-depleted P- and N-wells prevent back gate effect and increase the radiation tolerance


## Time measurement with Si detectors

- Sub-ns timing with Si detectors is not possible ...!?
- Not with pixel detectors ...!?

4D tracking ...  $\Delta t = 30 \text{ ps} \leftrightarrow \Delta x = 1 \text{ cm}$

- ❑ in “Geiger Mode” fashion (like in gas RPCs or in SiPMs)  
=>  $\sigma_t$  governed by avalanche fluctuations
- ❑ OR ... in “linear mode” fashion -> Low Gain Avalanche Detectors (LGADs)

talks by N. Cartiglia, H. Sadrozinski, G. Pellegrini



H. Sadrozinski et al., NIM A730 (2013) 226-231, NIM A831 (2016) 18-23  
N. Cartiglia et al., NIM A796:141–148, 2015; NIM A845 (2017) 47-51  
H. Sadrozinski, A. Seiden, N. Cartiglia, arXiv:1704.08666

- ❑ Separate the “collection” of charge from the signal gain
- ❑ Figure of merit for  $\sigma_t$  is the “slew rate”  $dV/dt \approx \text{Signal}/\tau_{\text{rise}}$


$$\sigma_t^2 = \underbrace{\left( \frac{V_{th}}{dV/dt} \right)_{rms}^2}_{\sigma_{\text{time walk}}^2} + \underbrace{\left( \frac{\text{Noise}}{dV/dt} \right)^2}_{\sigma_{\text{noise}}^2} + \sigma_{\text{arrival fluct.}}^2 + \sigma_{\text{distortion low w-field}}^2 + \sigma_{\text{TDC}}^2$$

Need: fast drift + large S/N

- thin (!!)
- HV
- intr. amplification
- (small electrodes)
- broad-band amplifier




- ❑ **Ultimate Goal:** simultaneous space ( $\sim 10\mu\text{m}$ ) AND time resolution ( $< 50$  ps) ... **no pixels yet !**
- ❑ Concrete application: **ATLAS** (HighGranularityTimingDetector; Forward) -> pile-up killer  
**CMS-TOTEM** (in Roman Pots)



LGAD  
pad ( $\sim 1\text{ mm}^2$ )  
detectors

G. Pellegrini et. al, NIM A 765 (2014) 12–16.  
G. Pellegrini et al., HSTD 2015, arXiv:1511.07175  
H. Sadrozinski et al., NIM A730 (2013) 226-231,  
NIM A831 (2016) 18-23  
N. Cartiglia et al., NIM A796:141–148, 2015;  
NIM A845 (2017) 47-51



- ❑ **main problem:** gain variation with fluence (due to high doping of amplification region)  
(especially annoying in varying radiation fields)  
also: amplification no longer in metallurgical p-n junction only (**so what!**)

- ❑ **current directions:**

- (1) substitute B with Ga as acceptor dopant -> ?
- (2) Carbon-enriched p-silicon wafers ... ?


# Pixel Imaging SYSTEMS (!!)



**EIGER 500k**  
75  $\mu\text{m}$  pixels  
Photon Counting

**MÖNCH 0.3**  
25  $\mu\text{m}$  pixels  
Charge Integrating

**JUNGFRAU 1M**  
75  $\mu\text{m}$  pixels  
Charge Integrating



dynamic gain switching ( $1-10^4$ )  
for swissFEL (exp. just started)

PILATUS successor  
high frame rates  
23 kHz

smallest pixels  
low noise => low energies

mask made from photo

100  $\mu\text{m}$   
↔

interpolated image with **Mönch**  
(~1  $\mu\text{m}$  resolution after interpolation)



EIGER 500k  
75  $\mu\text{m}$  pixels  
Photon Counting

MÖNCH 0.3  
25  $\mu\text{m}$  pixels  
Charge Integrating


JUNGFRAU 1M  
75  $\mu\text{m}$  pixels  
Charge Integrating

- ❑ 25 x 25  $\mu\text{m}^2$  bumped (!) pixels
- ❑ 320 eV energy resolution FWHM -> interpolation possible -> 1  $\mu\text{m}$  res.
- ❑ Large dynamic range






- ❑ addressing  $>10^4$  dynamic range @ EU XFEL
- ❑ by “adaptive gain stages” (as JUNGFRÄU)
- ❑ first XFEL Light has been seen ...








Double SOI pixel detector  
with > 10 Mrad TID tolerance





Image taken with single SOI pixel detector  
17 x 17  $\mu\text{m}^2$  pixels, **500  $\mu\text{m}$**  bulk thickness






- ❑ Silicon detectors remain the **working horse** for tracking and imaging detectors, especially in **high rate** and/or **high radiation** environments.
- ❑ This **HSTD11 (2017)** Conference is an excellent forum presenting the **current state of the art**.

# BACKUP


**W** = moderate size





**W** = minimum size




heating  trap release




**L** = moderate size





**L** = minimum size



cartoons: F. Faccio, TWEPP2015



- **IV** curves of all samples ok (bias 120 V  $\rightarrow$  500 V)
- about **220  $\mu\text{m}$**  depletion depth
- leakage current **20  $\mu\text{A} / \text{cm}^2$**  (IBL: 15  $\mu\text{A}/\text{cm}^2$ )
- **noise** as in standard sensors
  - planar sensors ( $C_D = 117 \text{ fF}$ ): ENC = 120 e<sup>-</sup>
  - 3D-Si sensors ( $C_D = 180 \text{ fF}$ ): ENC = 140 e<sup>-</sup>
- **high efficiency after irradiation** ( $1 \times 10^{15} n_{\text{eq}}/\text{cm}^2$ )



compare IBL

- planar sensors ( $C_D = 117 \text{ fF}$ ): ENC = 120 e<sup>-</sup>
- 3D-Si sensors ( $C_D = 180 \text{ fF}$ ): ENC = 140 e<sup>-</sup>