


# **status summary**

2017 4.5 -- 4.7


Liu kai

# Review

- read an introductory book about vivado and verilog. **[done]**
- **learned:**
  - how to use vivado
  - basic verilog
- **first verilog program tested: OK**
  - a logic gate with two inputs
  - following pages show the details.
- **Plan:**
  - run Ju Xudong's code ASP.





# clean room




# notes on learning vivado and verilog

# logic gate with two inputs

create new project





# verilog source file



```
gates2inputs.v x gates2inputs_tb.v x Untitled 7 x
G://fpga/learning/logicGates2inputs/logicGates2inputs.srcs/sources_1/new/gates2inputs.v
1 module gates2inputs(
2   input a,
3   input b,
4   output [5:0]y
5 );
6   assign y[0]=a&b;// and gate
7   assign y[1]=~(a&b);// yu fei men
8   assign y[2]=a|b; //or
9   assign y[3]=~(a|b);// huo fei men
10  assign y[4]=a^b;// yi huo men
11  assign y[5]=a~^b;// tong huo men
12 endmodule
```

# 仿真文件




gates2inputs.v x gates2inputs\_tb.v x Untitled 7 x

G:/fpga/learning/logicGates2inputs/logicGates2inputs.srcs/sim\_1/new/gates2inputs\_tb.v

```
1 module gates2inputs_test;
2   reg a,b;
3   wire [5:0]y;
4   gates2inputs Gtest(a,b,y);
5   initial
6   begin
7     //a=0;b=0;#100;//sleep 100 time units
8     //a=0;b=1;#100;
9     a=1;b=0;#100;
10    //a=1;b=1;#100;
11  end
12 endmodule
```

# 仿真结果



波形图怎么看？

```
gates2inputs.v x gates2inputs_tb.v x Untitled 7 x
G:/Epga/learning/logicGates2inputs/logicGates2inputs.srcs/sources_1/new/gates2inputs.v
1 module gates2inputs(
2   input a,
3   input b,
4   output [5:0]y
5 );
6   assign y[0]=a&b;// and gate
7   assign y[1]=~(a&b);// yu fei men
8   assign y[2]=a|b; //or
9   assign y[3]=~(a|b);// huo fei men
10  assign y[4]=a^b;// yi huo men
11  assign y[5]=a^^b;//tong huo men
12 endmodule
```