UT – A Silicon Strip Detector For The LHCb Phase I Upgrade

> Jianchun Wang Syracuse University

> > 07/26/2017



LHCb-A Forward Spectrometer



- LHCb experiment was designed to study CP-violation & search for new physics phenomena in b & c sectors
- The detector covers the forward region: $2 < \eta < 5$. Boost in Z \Rightarrow good decay length measurement. Production of $b\overline{b}$ are correlated \Rightarrow flavor tagging.
- It provides precision measurements:
 - Spatial resolution ~ 4 μm @ vertex detector.
 - $\Delta p/p = 0.4\%$ at 5 GeV/c, 0.6% at 100 GeV/c.
 - Impact parameter resolution ~20 μm for high-pT tracks.
 - Decay time resolution 45 fs (e.g. $B_s \rightarrow J/\psi \phi$).
 - Excellent particle identification.







The Current LHCb Detectors





07/26/2017



LHCb Operation







- Already collected ~ 5.5 fb⁻¹ data in run 1 and 2.
- Project to collect total >~ 8 fb⁻¹ by the end of run 2 (~end of 2018).



LHCb Trigger



- Three-level trigger of increasing complexity.
- L0 hardware trigger is based on calorimeter & muon systems. It selects events with high P_T muon or high E_T hadron.
- L0 reduces rate from 40 MHz to 1 MHz, with a latency of 4 µs, mandated by the fact that the whole detector can be read out at 1 MHz.
- Two-stage software High Level Triggers (HLT), partial reconstruction in the 1st level, and full reconstruction in the 2nd level.
- The software application runs on a large computing cluster (~40K jobs).
- The event rate is reduced to ~12 kHz.
- The 2nd level HLT was done offline in Run 1.
 And the 1st level output rate was 5 kHz.



Limitation of The Current Detector





- ✤ LHC could deliver LHCb with higher luminosity (ATLAS/CMS @ x40 luminosity).
- The 1 MHz readout bandwidth and the hardware trigger are severe bottle necks.
 Physics yields for hadronic channels saturate with increasing *I*
- Detector was designed for 5 years at half the current *I*. Higher luminosity would mean more radiation damage and performance degradation.
- CPU time for event reconstruction increases exponentially due to increasing track and primary vertex multiplicity and combinatory.



LHCb Upgrade Plans











- ✤ Run @ 2x10³³ cm⁻²s⁻¹ for 5 years, ~50 fb⁻¹.
- Remove L0 hardware trigger, read out all detectors at each bunching crossing.
- Flexible software trigger is performed entirely on a CPU farm. Information from all sub-detectors are available to enhance the trigger decision and maximize the signal efficiency at high rate.
- ✤ All detectors be read out @ 40 MHz
 - Replace FE electronics of most detectors.
 - A new read out network to cope with multi-TB/s data stream.
- Detectors work at a higher luminosity
 - High granularity for increased multiplicities.
 - Radiation resilience.





The Phase-I Upgraded Detectors







Current Vertex Locator



- Silicon micro-strip, n+ in n-bulk rad-hard sensors, max fluence ~7×10¹⁴ n_{eq}cm⁻² for full lifetime.
- R-Φ geometry, 40–100µm pitch.
- Serialized (x32) differential analog output from Beetle ASICs outside of the sensors.
- Optimized for
 - Tracks originating from beam-beam interactions.
 - Fast online 2D (R-z) tracking.
 - Fast offline 3D tracking in two steps (R-z then ϕ).









Each sensor ~43x15mm²

- Similar geometry as the current one: 26x2 modules, 25 mm gap.
- Si pixel sensors, pixel size $55 \times 55 \mu m^2$.
 - n+ in n-bulk type.
 - Sensor size ~43×15 mm²
 - Reduced thickness $300 \Rightarrow 200 \ \mu m$.
 - Closer to beam $8.2 \Rightarrow 5.1$ mm.
 - More rad-hard, $\Phi_{max} \sim 8 \times 10^{15} n_{eq} \text{cm}^{-2}$
- * Thinner RF foil, $300 \Rightarrow 250 \ \mu m$
- Read out by 3 VeloPix ASICs per sensor, which are bump bonded to the sensor.
- VeloPix is custom designed, 256 x 256 pixel matrix, binary readout at 40 MHz, and can handle 800 Mbits/s data rates.





The Current Tracking Stations



- The tracking stations consist of 4 planes TT before the magnet, 3x4 planes of IT & OT after the magnet.
- Four planes (x,u,v,x) of each group are at (0°,+5°,-5°,0°), provide stereo measurements, precision horizontally.
- TT & IT are p-type silicon strip detectors, read out by Beetle ASICs outside active area.
 - TT: 183 μ m pitch, 500 μ m thick, up to 37.6 cm long
 - \square IT: 200 μm pitch, 320/410 μm thick, 11/22 cm long.
- OT is made of Kapton/Al straw drift tubes d=5 mm, with $Ar+CO_2+O_2$ gas, providing ~0.2 mm resolution.







The UT Detector System





- □ UT is to replace TT. It has a similar geometric configuration.
- Much improved coverage: circular hole surrounds beam pipe; sensor overlaps in X & Y directions.
- □ Reduce material at small angle.
- Higher segmentation, especially in the central regions, < 2% strip occupancy.
- □ Sensor is more radiation resilience, $\Phi_{max} \sim 5 \times 10^{14} n_{eq} \text{ cm}^{-2}$.
- Read out at 40 MHz by custom
 SALT ASICs in the sensor proximity.
- Digital event packed in ASIC, sent out at the end of detector via optical fibers.

(More details will be discussed)





- □ IT+OT trackers will be replaced by a 12plane scintillation fiber detector.
- Each plane is made of 6 layers staggered
 Ø250 μm fiber mats.
- □ Total ~ 10,000 Km long fibers.
- Read out with arrays of SiPMs (-40°C) + custom made PACIFIC ASIC. One SiPM channel extends over the full height of the mat.
- □ Spatial resolution ~80 mm.
- □ Single hit efficiency ~99%.







Ring Imaging Cherenkov Detectors



- □ Two RICH detectors: RICH1 (aerogel+ C_4F_{10}) for 2<P<60 GeV & RICH2 (CF₄) for 15<P<100 GeV tracks.
- □ Cherenkov radiation photons are focused on HPD plane.
- □ HPDs have embedded FE electronics, 1 MHz readout.
- **D** Provide excellent PID, e.g. 5% $\pi \Rightarrow$ K of 95% efficiency..
- Remove aerogel radiator to compensate for increased occupancy. RICH1 focal plane & optics are modified to increase the size of Cherenkov rings.
- Replace HPD with Multi-Anode PMT (80% active area), and new front end electronics at 40 MHz.









SPD+PS+ECAL:25 X0

HCAL: 5.6 λ_i Calorimeters + Muon: 20 λ_i



Calorimeters:

- Select high $E_T e/\gamma/h$ for L0 trigger.
- e/γ/hadron ID, energy & position.
- SPD & PS are separated by 15 mm (2.5X₀) lead. They use scint. pads, read out by MAPMT, coupled by wave length shifting (WLS) fibers.
- ECAL uses Pb + scintillator, and HCAL uses Fe + scintillating tiles, read out by PMT.
- Fine segmentation at the center.

Muons:

- Total 5 stations M1-M5.
- Triple-GEM (gas electron multiplier) detector @ the center of M1 for high hit rates.
- The rest are MWPCs, of higher granularity close to beam.
- Alone gives $\delta p/p \sim 20\%$ for L0 trigger.
- Muon ID cut off ~ 6 GeV.

CALO upgrade:

- Remove SPD & PS
- Replace the inner ECAL modules after ~20 fb⁻¹
- Reduce PMT gain by factor of 5, to reduce aging due to higher luminosity.
- New FE electronics for 40 MHz readout.

MUON upgrade

- Remove M1
- Add shield in front of M2 at the center to reduce the rate.
- New readout electronics



Phase II Upgrade











UT R&D Project









INFN





- Provide fast estimates of momentum in the software trigger.
- Reduce ghost rate in the long tracks.
- Increase reconstruction efficiency of long lived particles: e.g. $K_s^0 \rightarrow \pi^+\pi^-$, $\Lambda \rightarrow p\pi^-$.





The UT General Data Flow





07/26/2017



The UT Slice System





Optical cable to MiniDAQ

GBT-DB on COMET

11111

Prototype Module inside a dark box

G3 flex cable on prototype stave

I2C adapter for GBTx

HV Connection To sensor

Halley Adapter Board (P1-west) Temporary Adapter Card

07/26/2017





Silicon Sensor



Silicon Sensors

٠





- Silicon strip sensors, finer granularity in the central region, <2% strip occupancy.
- Four different types of sensor: 97.5×99.5
 mm² (A & B), half length (C & D).
- Strip pitch187, 94 μm, Guard rings 800 μm.
 Wafer resistivity 3-5 KΩ•cm. Per strip capacitance ~2-12 pF.
- The inner most sensor receives $\sim 5 \times 10^{14}$ n_{eq} cm⁻² radiation fluence for 50 fb⁻¹. The inner-most of A type receives $\sim 1/20$.
- Most sensors (92%) are A-types, p⁺-in-n technology (aka n-type), 320 μm thick.
 B/C/D/ sensors are n⁺-in-p type, and thinned to 250 μm. A-sensors of the central staves may be p-type to avoid different signs of HV on the same stave.
- Sensors are biased from front-side HV contact, up to 500 V. The full depletion voltage is ~200 V.



Sensor Performance In Test Beam



- For the n⁺-in-p sensors, there is a gradual loss in total charge collected with increased radiation dose.
- All sensors reach plateaued @ 300-400V, S/N rate >~ 15. They should be efficient after 50 fb⁻¹ running (5×10¹⁴ n_{eq}/cm²).
- More charge sharing at normal incidence for irradiated n⁺-in-p sensors.



Sensor Layout









- Very local to the Fan-In PA region, between adjacent strips where double-metal crosses.
- This region is mostly covered by the sensor overlap (in Y)
- For n-type sensors, the inefficiency disappears after irradiation.







Sensor Bow





- On UT module the sensor is glued at two edges. One corner is free hanging. This is to avoid over-constrain.
- \Box We require that that sensor bow to be < 250 μ m.
- It is measured on 7 out of 10 full size A sensors with a SmartScope. They have consistent bow up in the center ~100 200 μm.
- □ Nevertheless, the corner will be protected, maybe with silicon.



CV Curve & Depletion Voltage



- The sensors are characterized on a probe station.
- CV response @ 1 kHz is a common way to determine the depletion voltage.
- Full size prototype A sensors have consistent depletion voltages: ~230V for n-type sensor, ~290V for p-type sensor.









- p-substrate pprox 70 nA
- Linear increase after; no sign of "soft breakdown"
- Three minis from one wafer breakdown at low voltage, one other at \approx 700 V







- Measured between AC contacts when sensor biased
- Corresponds to capacitance seen by electronics
- Similar result for p-substrate



Bias Resistance & Inter-strip Resistance



- Simultaneously measure bias resistance and interstrip resistance
- Difficult to precisely measure R > 1 GΩ
 - Meets specifications







- The majority of UT modules uses n-substrate A sensors. Thus the R&D program puts this n-type sensor at relatively higher priority, so that the time consuming module & stave construction can start soon.
- The latest n-type sensors are satisfactory. So the production will start soon. The delivery is expected to start at the end of 2017.
- There is at least another test beam for the p-type sensors before we can finalize the design.
- All the sensors will have visual inspection, IV, CV characterization. On selected samples, we will measure sensor bow, inter-strip capacitance, bias resistance & inter-strip resistance.





SALT ASIC



Front End ASIC - SALT





SALT – custom design for UT.

Preamp-shaper prototype

- CMOS 130 nm technology (IBM, TSMC).
- 128 channels, per channel preamplifier & 6-bit ADC.
- Sensor capacitance 2-12 pF, AC coupled.
- Dynamic range ~ 30 ke, both input signal polarities.
- Noise: ENC ~ 1000 e @ 10 pF + 50 e / pF.
- Pulse shape: T_{peak} < 25 ns, short tail ~5% @ 25ns+T_{peak}.
- DSP functions: pedestal, common mode subtraction, zero-suppression.
- Serialization & data transmission via 320 Mbps e-ports.
- Power consumption < 6 mW / channel.



07/26/2017


SALT ASIC







SALT ASIC Prototypes





Pads for LV, GND, digital data etc

- □ Three prototype versions had been produced.
- □ The first 2 have only 8 channels and limited functions.
- □ The 3rd version has 128 channels. All major functions had been implemented.





- □ In the study of the power consumption, it was found that there is significant current leak in the analog domain (>200 mA extra).
- The source was eventually identified, and FIB editing was done on 5+8 ASICs.
 Several other issues disappeared after editing.
- □ Results shown here are from FIB edited ASICs.
- The leak was not caught in the checks before submission. This is quite alerting.
 Cautions will be taken to make sure that this will not happen again.



position: x=1196 um, y=6221 um

position: x=1196 um, y=4680 um

Two MET7 (copper) paths must be cut



Provided by AEG

07/26/2017





- □ Version 1 SALT128 works generally as designed.
- □ The trimDAC can be used to align the baseline of all channels. Uniformity of baseline needs to be improved, or the trimDAC range needs to be enlarged.
- In a test with a laser beam the pulse shapes are reasonable in the channel that receives signal and its adjacent channels.
- Signal height at T_p+25 ns (spill over effect) is too high. Adjusting electronics bias reduces this height. Uniformity is again an issue.







- Gain curves are obtained with internal test pulse generation. The main trend is as expected. But the polarity asymmetry and uniformity are not ideal.
- The total noise is ~1.02 LSB. In side ASIC common mode (CM) noise can be removed, which accounts for ~0.50 LSB in this test. The CM suppressed noise ~0.90 LSB, i.e. ~2000 ENC, which is significantly more than design goal (~1000 ENC).





- SALT ASIC uses SAR (successive approximation) ADC, which is more vulnerable to radiation.
- At an earlier stage, a small chip (by IBM) that contains 8 ADC channels were tested. The SEU rate was found to be very small.
- ✤ With SALT128 more functions were tested in a proton beam.
- A few interesting features in the analog (mixed mode) domain were found, which lead to re-optimization, even redesign of certain parts.
- In the digital domain SEUs were observed in different parts, including configuration registers, TFC pipeline. TMR was implemented in most part. In the next SALT design the whole digital domain in triplicated.
- We did not observe current increase of TID or SEL effects. SEU in PLL was observed, but at very low rate.



ADC SEUs





07/26/2017







- □ In many cases, the ADC value was offset by a significant value.
- Then in the consecutive events the value continues to be high and gradually returns to base.
- The time constant is on the order of 1 ms.
- □ In post-irradiation study it is found that the Krummenacher feed-back in the preamplifier may produce such phenomenon.





- A new revision of the SALT design is in the process of submission.
- All the issues that we found on bench test, laser test and radiation test had been addressed.
- New ASICs should be available around the end of September.
- If all issues are solved and no new issues surface, then this one is considered the pilot run. The ASICs will be used immediately for module production.
- ASICs from the real production will be first tested on wafers before dicing; After the selected good ones are mounted on the supporting hybrid flex circuitries, burn-in tests will be performed.





Modules & Staves



UT Module (Exploded View)



Sensor: –5°C, ΔT=5°C

Bias: up to 500 V



- Provide connection between ASICs & flex cable.
- Protect wire bonds during testing and handling.
- Maximize heat transfer from ASICs to stave, minimize heat transfer to sensor.
- Isolate sensor bias from stave facings (ground).
- Stiffener CTE matches to Si. Not to over-constrain sensor, allows for bow.



Active E-ports Per ASIC





Works up to *L*=2.8×10³³ cm⁻²s⁻¹

- The hit density is much higher at the center close to beam.
- Sensors have finer granularity at the center. The 20 sensors/plane at the center need 8 ASICs / sensor, whereas the majority need 4 ASICs / sensor.
- Even so the ASICs at the center has more hit data to be shipped out. They need 4 or 5 e-ports / ASIC @ 320 Mbps rate. The majority needs only 3 / ASIC.
- SALT has 6 data e-ports in design. The number of active e-ports is configured via ECS.
- More e-ports are connected on module & stave. The end-of-stave electronics will connect only the useful ones.

Prototype 4-ASIC Hybrid Flex





- \Box Hybrid flex has 4 layers: signal/gnd/Vcc/signal, 466 μ m thick.
- □ Works fine in the slice system. Need to validate the filtering caps with the new SALT ASICs. Production readiness review on January 2018.
- □ Optimize production panel layout, for cost saving and testability.
- Hybrid flex for 8 ASICs has no space between ASICs. Width is increased by 2 mm to 99.5 mm for HV connection.



Prototype Type-A Module







UT Stave Structure





- 2 CFRP (Carbon fiber reinforce polymer) face sheets attached to foam core, forming a sandwich structure, all epoxy construction.
- * Ti cooling tube is embedded in the thermal foam: 2.275 mm OD, 135 μ m wall.
- Cooling tube in "snake" shape to make run under all ASICs.



- Three layers: signal (22.5 μm), LV (34 μm), signal (22.5 μm), HV traces on each layer. Total thickness 425 μm
- Main concerns: overall material, LV/gnd drop, signal line impedance, production yield.
- Gen3 prototype had been thoroughly tested alone and in the slice test system.
- Production readiness review at the end of August this year.

Module Construction & Mounting



LHCb



4-ASIC module and dataflex mounted on stave (*by hand*) for SALT128 Slice Test

...also have removed a module successfully **Stave with Dataflex and Module** Dataflex Gen.3 Module Module = hybrid +4ASICs + sensor + stiffener

> Mounted on stave in proper way (thermflow, etc.)

Full Module on Stave for Slice Test





Peripheral Electronics & Other Supports









UT Detector Area







Pigtail Cable



Connect to back plane via Samtec connectors





- Pigtail cable connect flex cable on stave to back plane in PEPI chassis.
- It needs to be fed through the UT box, and bent to match due to X/U/V/X stereo issue.
- The 2nd iteration has been produced and will be validated in the slice test.



Event Data Transportation





- □ The prototype PEPI card has been tested in the slice system. A final card will house 7 GBTx, 1 GBT-SCA.
- PCIe40 is common to all LHCb detectors. It had a few iterations already, and is stable for production.

07/26/2017

Prototype PEPI board





- The LHCb UT project has a budget of ~ 6.5 M CHF. The collaboration is also relatively small.
- It starts a few years later than other detector upgrade programs. Thus it has a very tight schedule.
- The R&D program is very challenging, e.g. the SALT design. I hope that the current new design will meet the requirements.
- Most other parts are very close to, or had already started transition from the R&D phase to the production phase.
- The plan is to install the 1^{st} half in 2019 and the 2^{nd} half in year 2020.





Backup Slides



The LHCb Environment



A dedicated b-physics experiment

- Designed to maximize B-acceptance within cost and space constraints.
- Forward spectrometer (1.9 < |η| < 4.9), where b are maximally boosted, benefits proper time measurement.
- > One arm is OK since $b\overline{b}$ directions are correlated.







- Choose to run at <L>~2×10³² cm⁻²s⁻¹ (2 fb⁻¹/year), ~10¹² bb pairs produced per year.
- Maximize probability of single interaction per crossing.
- Clean environment (average interactions per crossing <n>~ 0.5), easier to reconstruct.
- Less radiation damage (the closest tip ~7 mm away from beam).



LHCb Environment

Yield / year

~ 7x1012 pairs

~ 10¹² pairs



LHC environment

- > pp collisions at $E_{CM} = 14 \text{ TeV}$
- > $t_{bunch} = 25 \text{ ns} \leftrightarrow \text{bunch crossing rate} = 40 \text{ MHz}$
- > <L> = 2x10³² cm⁻² s⁻¹ @ LHCb interaction region

Event rate

~ 12 MHz

~ 700 kHz

~ 100 kHz

→ 10-50 times lower than for ATLAS/CMS

Value

~ 100 mb

~ 60 mb

~ 3.5 mb

~ 0.5 mb

Cross sections

Physical quantity

s total

s visible

s (c-cbar)

s (b-bbar)

Forw	ard peak	ed, corre	elated	Ĩ		
bb pa	ir produc	ction				
			n	-		
	θ(B) 1	rad [®] A 2				
	0(12),1	"adj		1	2 00 [s	ad) (B), rad



Expected B-signal rates

- ▹ branching ratios ~ 10⁻⁹ 10⁻⁴
 - \rightarrow 10 10⁶ events / year ?

B-hadrons are heavy and long-lived !

07/26/2017





LHCb physics prospects for a Phase-I upgrade

Expect to collect a total of ~8 fb⁻¹ of data up to 2018 and 50 fb⁻¹ of data after 2018 \rightarrow moving towards theory precision measurements!

Type	Observable	Current	m LHCb	Upgrade	Theory
		$\operatorname{precision}^{\bigstar}$	2018 \star	$(50{\rm fb}^{-1})$	uncertainty
B_s^0 mixing	$2\beta_s \ (B^0_s \to J/\psi \ \phi)$	0.10 [9]	0.025	0.008	~ 0.003
	$2\beta_s \ (B^0_s \to J/\psi \ f_0(980))$	0.17 [10]	0.045	0.014	~ 0.01
	$A_{ m fs}(B^0_s)$	6.4×10^{-3} [18]	$0.6 imes 10^{-3}$	$0.2 imes 10^{-3}$	$0.03 imes 10^{-3}$
Gluonic	$2\beta_s^{\text{eff}}(B_s^0 \to \phi\phi)$	_	0.17	0.03	0.02
penguin	$2\beta_s^{\text{eff}}(B_s^0 \to K^{*0}\bar{K}^{*0})$	_	0.13	0.02	< 0.02
	$2\beta^{\text{eff}}(B^0 \to \phi K^0_S)$	0.17 [18]	0.30	0.05	0.02
Right-handed	$2\beta_s^{\text{eff}}(B_s^0 \to \phi\gamma)$	_	0.09	0.02	< 0.01
currents	$ au^{\mathrm{eff}}(B^0_s o \phi \gamma) / au_{B^0_s}$	_	5~%	1 %	0.2%
Electroweak	$S_3(B^0 \to K^{*0} \mu^+ \mu^-; 1 < q^2 < 6 \text{GeV}^2/c^4)$	0.08 [14]	0.025	0.008	0.02
$\operatorname{penguin}$	$s_0 A_{\rm FB}(B^0 \to K^{*0} \mu^+ \mu^-)$	25% [14]	6~%	2%	7%
	$A_{\rm I}(K\mu^+\mu^-; 1 < q^2 < 6 {\rm GeV^2/c^4})$	0.25 [15]	0.08	0.025	~ 0.02
	$\mathcal{B}(B^+ \to \pi^+ \mu^+ \mu^-) / \mathcal{B}(B^+ \to K^+ \mu^+ \mu^-)$	25% [16]	8%	2.5%	$\sim 10\%$
Higgs	${\cal B}(B^0_s o \mu^+\mu^-)$	$1.5 \times 10^{-9} [2]$	$0.5 imes 10^{-9}$	0.15×10^{-9}	0.3×10^{-9}
penguin	$\mathcal{B}(B^0\to\mu^+\mu^-)/\mathcal{B}(B^0_s\to\mu^+\mu^-)$	_	$\sim 100\%$	$\sim 35\%$	$\sim 5\%$
Unitarity	$\gamma \ (B \to D^{(*)} K^{(*)})$	$\sim 10 12^{\circ} [19, 20]$	4°	0.9°	negligible
${ m triangle}$	$\gamma \ (B_s^0 \to D_s K)$	_	11°	2.0°	negligible
angles	$\beta \ (B^0 \to J/\psi \ K_S^0)$	0.8° [18]	0.6°	0.2°	negligible
Charm	A_{Γ}	2.3×10^{-3} [18]	0.40×10^{-3}	0.07×10^{-3}	_
CP violation	ΔA_{CP}	2.1×10^{-3} [5]	0.65×10^{-3}	$0.12 imes 10^{-3}$	_

* Outdated estimations, already doing better (y at ~7° already...









VP + UT In Trigger





	ϵ (%)	GR(%)	t(ms)
No p-estimate	96.3	52.1	25.7
$\delta p/p = 0.0$	96.7	2.9	3.0
$\delta {m p}/{m p}=0.1$	96.7	3.4	5.2
$\delta p/p=$ 0.2	96.7	4.9	8.2
$\delta p/p=0.3$	96.7	7.2	16.6













LH





Kuraray SCSF-78MJ fibres: Ø (250 ± 15) μ m, 6 fibre layers per mat, each layer with 512 fibres with length 2.5m \rightarrow 10,000 km fibres





SiPM Array





- Nbre of pixel = 104 per channel (26x4 pixels) -> 2 additional pixel raw
- Pixel size = 62.5 x 57.5μm² (unchanged)
- Gap between channel (between chip) = 220μm (was 250μm)





HPD & MAPMT





384+2688 MAPMTs for upgrade
size 23x23 mm², 80% coverage.
8x8 pixels, readout by CLARA.
Resolution in RICH1: 0.78 mrad

196+288 HPDs in RICH1 & 2 Φ =80 mm, 64% coverage 32x32 pixels of 500 μ m² each Resolution in RICH1: 1.6 mrad







Scintillating Pad Detector & PreShower





4 loops of wave length shift fiber







Gas Electron Multiplier (GEM)












Radiation Length Plots





- > Radiation length between Z=2270-2700 mm, including 0.14% X_0 of air, 0.34% of UT box.
- > The total radiation length between $2 < \eta < 4.9$ in the new UT release (2) is 4.6% X₀. RL per UT plane is 1.02% X₀.
- ➢ Beam jacket is from the current best design. The overall ∫ RL · dη= 7.02% X₀ in this design, slightly smaller than 7.49% X₀ in the TT design. More importantly, it occupies much smaller angle (η>5), instead of (4.4 < η < 5) where tracks are used in physics study.</p>

Radiation Levels @ Interesting Locations





Radiation effects may depend on total ionization dose (MRad), or displacement damage (1-MeV n_{eqv}/cm^2).

	X X (mm)	TID (Rad)	Fluence (cm ⁻² 1MeV n _{eqv})			
	A, Y (11111)	Simul.	Test	Simul.	Test		
1	34.2, 0	12 M	40 M	1.4×10 ¹⁴	5×10 ¹⁴		
2	16.7, 50	7.3 M	20 M	0.78×10 ¹⁴	2×10 ¹⁴		
3	0, 80	4.0 M	10 M	0.35×10 ¹⁴	1×10 ¹⁴		
4	187, 0	1.1 M	2.2 M	1.1×10 ¹³	2.2×10 ¹³		
5	187, 94	0.90 M	1.8 M	0.9×10 ¹³	1.8×10 ¹³		
6	0, 1100	I100 36 K		1.1×10 ¹²	2×10 ¹²		
7*	~ 4000, 0	n.a.	20 K ?				

for service boxes, not simulated.

07/26/2017















Signal In Silicon Detector





- Energy is deposited by charged track along its path, produces electron/hole pairs (via excitation, ionization, δ -rays).
- Electron cloud drifts (~few ns) towards readout strips along E field (corresponding to doping and bias voltage applied).
- Diffusion results in cloud spread (~ few μ m).
- Realistic front end electronics: noise, crosstalk, gain uncertainty, threshold, and threshold dispersion, digitization accuracy, etc.
- Irradiation effects are to be included.



07/26/2017







<Cross Section of red dot line>



※ 2nd AL works as a relay point for connecting the 1st AL and 3rd AL.



Multiple ASIC I2C Communication

CUSE UNIT

- One I²C master (GBT-SCA), and 4 clients (SALT128) in the system.
- The GBT-SCA can configure and read back register values from all 4 ASICs without any problem.





I2C Test With AC Coupling



07/26/2017



SALT128 Bench Test Setup



VDED NS



Devices & Information Flow







Laser Test Setup







C8+Sensor Y Scan In Laser (Ch 18)





- Channel 18 is a good one. It is used to set up & adjust the laser system.
 - The laser beam is focused on ch 18,
 ~ 20 μm from the border with ch 19 to generate pulse shapes.
 - Bandgap parameters were adjusted for C1s. They are still valid and give Vcm ~ 600 mV.
 - Analog bias parameters were tuned for C1s with laser source. They will be retuned later as FIB edited ASIC may be different.



C10s Baseline Oscillation









- SALT chip uses 6-bit SAR (successive-approximation-register) ADC, which is more susceptible to SEUs.
- A prototype 8-channel ADC (from IBM) was tested in 226 & 60 MeV proton beams at MGH in June 2014.
- Beam intensity: radiation level from ~ LHCb running to ×1000 to boost statistics.
- A 40 KHz sine wave signal was injected & digitized at 40 Msps. A SEU sample can be identified by comparing measurement against expectation from fit.
- A few SEU candidates were observed from 2×10⁸ samples. ⇒ Whole UT system has ~7x10⁻⁶ SEU channels per bunch crossing in LHCb nominal running.



ADC Error vs Value: C10 Post-Irradiation





- 80 M evts/chan/plot.
- After 2 Mrad irradiation in a proton beam.
- TrimDACs are tuned to have same <ADC> for all channels.
- It seems that there are more problems when ADC values ~ -1 to 0.











Header (12 bits)			its)	Data					
BXID	Parity	Flag	Length	Dala	Comment				
4-bit	1-bit	1-bit	6-bit	12n-bit					
0000 _b	1 _b		11 0000 _b		Idle packet (append if not enough data)				
			01 0001 _b	01 0001 _b 01 0010 _b Not 01 0011 _b present	BXVeto				
bxid	*		01 0010 _b		HeaderOnly BusyEvent (nHits>63)				
		1 _b	01 0011 _b						
			01 0100 _b		BufferFull				
			01 0101 _b		BufferFulINZS				
			00 0110 _b	data	NZS packet, true length is fixed in firmware				
	*	0 _b	nHits	data	Normal event (nHits≤63)				
12-bit bxid				pattern	Synch packet				

- Memory buffer will not be cleared upon a Synch command. A Synch packet is not required to occupy a full GBT sub-frame. It appends at the end of the buffer just like other types of packet.
- The Synch pattern has a fixed length (12 bits), and configurable, default=0xFFF. Consecutive Synch commands will be sent with a few HeaderOnly's ahead.
- Multiple idle packets instead just 1 are added when there is not enough data. The number of idle packets are factor of ×6, ×8, ×10 for 3, 4 or 5 e-ports/ASIC configurations respectively. The number is configurable, default = 6.



Data Rate And Active E-ports







Inter-ASIC Gaps





HV filter & connection on the left side

Chip dimension: 11.2 mm \times 4.395 mm

- Design 10900 μm × 4095 μm
- Seal ring: 200 μm
- Dicing: ~100 μm

□ Sensor size: 97.5 mm × 99.5 mm

- Strips (1024): 95.9 mm × 97.9 mm
- Guard ring: 1.6 mm (2 × 800 μm)
- □ In a simple design, each ASIC needs to central aligned with a group of 128 strips.

□ Inter-ASIC gap = 95.9 / 8 - 11.2 = 0.79 mm.

- **Given Side space = 0.8 \text{ mm} + 0.79/2 = 1.19 \text{ mm}.**
- How much wider can the hybrid flex be? Does it need to be symmetric?
- ❑ Which side should the HV connection be?



Module Assembly Procedure





07/26/2017



Three Different Designs





- Three different lengths, thus 3 different design minimally:
- Total 272 cables to be mounted: long (16), medium(136), short (120).

3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
3	3	3	3	3	3	3	4	4	3	3	3	3	3	3	3
3	3	3	3	3	4	5	4 5/	4	5	4	3	3	3	3	3
3	3	3	3	3	4	5	5	- <u>5</u> 4	5	4	3	3	3	3	3
3	3	3	3	3	3	3	4	4	3	3	3	3	3	3	3
3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
3	3	3	3	3	3	3	3	3	3	3	3	3	3	3	3
Α	Α	A	Α	Α	A*	В	С	С	В	Α*	A	Α	Α	Α	A

LHCb G3 Flex Cable Time Domain Reflectometer









- No conceptual flaws in the design
 - Traces size is uniform on the cable, overall, measured with optical inspection
- Stack-up and trace organization discussed at length and accepted by UT
- Some parameters still need to be tuned/measured
 - Impedance target (100 Ω +/- 10 %) has been almost achieved but we are on the upper limit (~110-112 Ω)
 - → In discussion with manufacturer, a controlled increase of the trace width to reduce Z and resistance of the traces is being done
 - → Mechanical stability/dimensions of sample to sample is being checked
- Prototypes have been made with commercial firms
 - Two potential vendors identified
 - One completely qualified, the second being qualified
 - Prices are different. This large variation not really understood so far
 - CERN shop could act as a backup solution, if necessary

Manufacturer	LOT unit	NRE Tooling Costs	Unitary cost	Delivery time	Accepted quantity	Production capacity
Company 1	7 pieces	\$ 600	\$ 900	10 wdays	100 %	Max 25/week
Company 2	5 pieces	\$ 850	\$ 2080	18 wdays	Not yet available	Max 30/week
CERN	10 pieces	N.A>	~ 1200 Euro	~ 10-14 Weeks	80 %	Not known





- The 2nd generation design is submitted and will be produced at CERN.
- 4 conductive layers: 2 for signals, 1 for LV power, 1 for test purpose.
- Signal traces run on top of power traces all the way for better impedance uniformity.





Flex Cables



- 4 flex cables per stave for digital signals (up to ~240/cable), LV & HV powers.
- Requirements:
 - Signal integrity.
 - Low material budget.
 - LV round trip drop < 0.5 V (for ~2.5A).
- 1st iteration cables made, single pair signal quality OK, low yield in production.
- 2nd generation design is submitted and will be produced at CERN.









UT GBT Sub-Frame Format



frame-width = GBT = 112



From "Electronics Architecture of the LHCb Upgrade" http://cds.cern.ch/record/1340939

UT ASICs are independent. E-ports within an ASIC send data coherently. Each ASIC data form its own GBT sub-frame.

	ASIC of 4	ASIC of 4 e-ports				
e-port 0	e-port 1	e-port 2	e-port 3	e-port 1	e-port 2	e-po
8 -bit 8-bit		8-bit	8-bit	8-bit	8-bit	8-ł
head0	data00	000000000	headC	data0	00000	
0000	head1	head id	e head	0000000000	0000000000	00000
idle	head2	data22	222222222	0000000	head1	-
2222222222	22222222222	2222222222	data11111111	11111111111111	11111	

Up to 14 e-ports per GBTx



UT Optical Connection







Optical Connections In PEPI Chassis







TELL40 Firmware Blocks





- □ Less than 24 GBT frames × sub-frames inputs due to limited resource in FPGA.
- An early study indicates that resource consumed in LLI & error correction is relatively small. One TELL40 can handle 18 optical inputs.
- Since the number of ASICs is unchanged, ~13% increase of GBTx does not change much the number of TELL40 boards.



SET Test of LV Regulator Board





Extracted from slides by Brian Hamilton

- Successfully tested in a proton beam at MGH, with radiation level varying from LHCb level to much higher, total dose ~ 20 kRad.
- Monitoring voltages at a few key points, and trigger on SET signature.
- Expect more SETs from OpAmps than rad-tolerant LHC4913 LV regulator.
 - Observed much less SET (#=1) from OpAmps than from LHC4913 (#=17).
 - Overall SET rate is very low. And the amplitude is small.
 - Ready to move forward with a next iteration LV regulator board.



Thermal Simulation



sensor temperature



ASICs temperature



Stave Deformation After Cooling Down



