

Monolithic Active Pixel Sensors on high resistivity substrates: status and perspective

Angelo Rivetti





INFN-Sezione di Torino

- Motivations
- Project and goals
- Results from small test structures
- Outlook

- Sensor and readout electronics share the same wafer
- **Lower cost and increased reliability** on assembly and production of detectors:
 - no need for costly fine-pitched flip-chip assembly
 - less (failing) connectors and lower material budget
 - use 8" wafers (CMOS fab): reduced cost per sensor
- Thanks to the **reliability** of IC-grade CMOS fabrication plants
- Typical production rate: **40.000** wafers/month \rightarrow **800** m²/month of working silicon
- Excellent opportunity for **customisation** (**speed** vs **power** trade-off)
- Perspective of using silicon pixel detector where never before

- Quadruple well available by most CMOS sensor vendors
- Full **CMOS** electronics in pixels established → **sparsified** readout
- Sensors for the ALICE ITS upgrade in TJ 180 nm



W. Snoeys: <https://indico.ihep.ac.cn/event/6618/session/9/contribution/79/material/slides/0.pdf>



- A lot of interest in fully depleted MAPS.
Fast charge collection by **drift**:
 - ★ Better radiation **hardness**
 - ★ Improved **timing**
- **Deeper** collection depth
 - ★ Better **SNR**
 - ★ Lower **analog power**
- Example: **150 μm** depletion, **5 fF** collection capacitance $\rightarrow \frac{Q}{C} \approx 0.4 \text{ V}$
 \rightarrow could be detected by an inverter (zero analog power!)
- Analog power can be limited by **time resolution**
- Digital power determined by **rate**


- Modification of the TJ process used in ALPIDE

W. Snoeys et al., NIM A871 (2017) pp. 90-96




- SOI pixels

T. Miyoshi et al., NIM A824 (2016) pp. 439-42




- HV-CMOS

N. Wermes NIM A824 (2016) pp. 483-86



Low power, reliability & small pixels ($< 50 \mu\text{m}$)



- ↪ Not much room for heavy magnets in space experiments!
- ◇ Extra-small pixels to achieve the target tracks resolution
- ◇ No much room for power supplies also: ultra low power definitely a must!
- ◇ Extreme reliability in harsh operational conditions

★ **Monolithic CMOS pixel sensors are a good choice to meet these goals!**

- CMOS radiation sensors are relevant for **many** applications, but..

	Scalable to large area architecture	Extra low-power mode	Fully depleted sensor (sensitivity)	Fully depleted sensor (speed)
High Energy Physics	Scale economy in large detectors	Reduced material budget (no cooling)	dE/dx capability (equival. to Si-strips)	Cost-effective timing layers, pile-up reduction
Space applications	Reliability for space-born large detectors	High spatial resolution space-born detectors		
X-ray and UV Imaging	Reduced dead area in imaging panels		Broad spectrum imaging (0.5 eV to 10 keV)	Counting mode possible
Medical imaging and tracking	Self-supporting sensors to avoid scattering			Accurate timing for PET, particle tracking matching


- ★ There is **not** an **optimal** electronics design that can serve **all applications**
- ★ There **isn't** even an **unique** sensor **optimization**
- ★ What about sensor technology?

It would be interesting to have a sensor platform that allows for:

- ★ Active sensor thickness in the **range 50 μm to 500 μm** or more;
- ★ Operation in **full depletion with fast charge collection** only by drift;
- ★ Small charge collecting electrode for **optimal signal-to-noise ratio**;
- ★ Scalable readout architecture with **ultra-low power** capability ($O(10 \text{ mW/cm}^2)$);
- ◇ **Easy compatibility with standard CMOS fabrication processes**


Advanced Readout CMOS Architectures with Depleted Integrated sensor Arrays

- ◇ Goal: full depletion in **100-500 μm** .
- ◇ Technology: **110 nm** CMOS technology, **high-resistivity** bulk
- ◇ Both **NMOS** and **PMOS** transistors
- ◇ Custom **backside** process developed (collab. LFoundry)
- ◇ The depletion starts from the backside
- ◇ At the backside, the main diode is surrounded by a **guard-ring**
- ◇ Pixel capacitance lower than 20 fF



Engineering run by summer 2020


- ◇ Pixel size between $10\ \mu\text{m}$ and $100\ \mu\text{m}$;
 - ◇ embedded electronics with sparsified readout;
 - ◇ binary readout modality for **maximum rate capability**, or
 - ◇ analogue sampling on-pixel, digitisation on periphery;
-
- ◇ **data-driven readout** and low-power digital architecture for data and control signal transmission;
 - ◇ modular architecture for a straightforward **scaling of the design to a reticle-size sensor**




◇ **SEED : Sensor with Embedded Electronics Development**

- Goal: fully depleted monolithic pixel sensor
- Good timing resolution $O(ns)$
- Integrated CMOS pixel electronics
- Process development with an industrial partner: **LFoondry**
- INFN Divisions: Torino, Padova, Trento, Frascati, Perugia
- **INFN-LFoondry patent pending**

Complete monolithic sensor




Test chip






- Wafers with small different epitaxial layer thickness have been used for the production

Technology	110 nm double side CMOS technology
Metal layers	6
Size	2 X 2 mm ²




- ◇ Monolithic sensor with embedded CMOS electronics.
- ◇ Compatible with a standard CMOS process flow
- ◇ matrix of 24×24 pixels organised in 4 sectors
- ◇ Analog readout with CDS
- ◇ $2 \times 2 \text{ mm}^2$ die, $V_{DD}=1.2\text{V}$



Sensors with Embedded Electronics Design (SEED)


Supported by INFN R&D Committee

Analog in-pixel electronics




- Analog gain = $1/C_f$
- Analog buffer based on a switched op amp amplifier \rightarrow high dynamic range
- The calibration system: test pulse injection and baseline regulation


Calibration





CSA




Analog buffer
















- Several **test structures** with different **guard-ring** design
- **Inversion layer** may compromise **guard-rings**
- Can be partially **cured** with **irradiation**
- Cause **understood** and **fixed** in the next release just delivered by the foundry








- In full depletion, total matrix capacitance is **2.7 pF**
- I-V cure: few nA up to **180 V**
- Maximum voltage before breakdown **240 V**















- Very good **isolation** between **analog** and **digital** circuits

- Calibration made by means of the facility for total dose RP-149 Semiconductor Irradiation System.
- A monochromator has been used to get a monochrome spectrum.
- Two different energies selected: 7 KeV and 8.7 KeV.




Measured with the
Amptek XR-100CR




Measured with
MATISSE

- The metal fillers of the channel has been designed so that left free the pixel centre for optical measurements.
- A laser of with a **wavelength 1060 nm** has been used for the measurements
- The laser spot has been focused up to reach a diameter 8 μm
- Laser sent to 16 pixels in the matrix


Low metal density



Non focused pulse



Focused pulse



- R&D effort on DMPAS taking momentum within INFN
- Direct cooperation with a silicon foundry
- Large scale demonstrators planned for mid-2020
- Take as much profit as possible for the existing in the meanwhile



Istituto Nazionale di Fisica Nucleare

Bologna, Milano, Padova, Perugia, Pavia, TIFPA, Torino

A. Gabrielli, D. Falchieri, G. D'Amen, F. Alfonsi, N. Giangiacomi, A. Cervelli, A. Andreazza, M. Caccia, R. Santoro, A. De Angelis, P. Giubilato, J. Wyss, A. Candelori, R. Rando, D. Bastieri, G. Ambrosi, P. Placidi, D. Passeri, L. Servoli, A. Scorzoni, G. Traversi, L. Ratti, C. Vacchi, L. Gaioni, S. Noli, L. Pancheri, G.-F. Dalla Betta, A. Ficorella, M. Zarghami, M. Favaro, R. Iuppa, P. Zuccon, F. Nozzoli, B. Di Ruzza, E. Ricci, M. Rolo, R. Giampaolo, A. Rivetti, S. Beole', R. Wheadon, F. Tosello, N. Demaria, A. Di Salvo, G. Dellacasa, M. Mandurrino

$$ENC \propto v_n \frac{C_d}{\sqrt{T_p}}$$

$$v_n = \sqrt{\frac{4\gamma k_B T}{g_m}}$$

$$I_C = \frac{I_D}{2\mu C_{ox} \frac{W}{L} \phi_T^2}$$

- For the same ENC

$$C_D \rightarrow C_D/2 \Rightarrow I_D \rightarrow I_D/4$$

- Difficult to beat pixels in binary mode