# Front-End Electronics for Timing Detectors 

A. Rivetti

INFN -Sezione di Torino rivetti@to.infn.it

August 22th, 2018

## Outline

(1) Applications of timing systems
(2) Time digitizers
(3) Jitter
(4) Input stages
(5) Time walk
(6) Discriminators
(7) ASICs for timing: some examples

## Application 1: PID in particle physics

- Traditionally, high resolution timing detectors are used in HEP to indentify particles

- Measure the time to fly between two points to obtain velocity
- Combine with momentum information to derive the mass

$$
\begin{gathered}
t=\frac{L}{v}=\frac{L E}{p c^{2}} \\
t=\frac{L \sqrt{(p c)^{2}+\left(m_{0} c^{2}\right)^{2}}}{p c^{2}} \\
t=\frac{L}{c} \sqrt{1+\frac{\left(m_{0} c^{2}\right)^{2}}{\left(p c^{2}\right)^{2}}}
\end{gathered}
$$

## How much resolution do we need for PID?

- Take two particles with same momentum

$$
\begin{gathered}
\Delta t=L\left(\frac{1}{v_{1}}-\frac{1}{v_{2}}\right)=\frac{L}{p c^{2}}\left(E_{1}-E_{2}\right) \\
\Delta t=\frac{L}{p c^{2}}\left(\sqrt{p^{2} c^{2}+m_{01}^{2} c^{4}}-\sqrt{p^{2} c^{2}+m_{02}^{2} c^{4}}\right) \\
\sqrt{p^{2} c^{2}+m_{01}^{2} c^{4}}=p c \sqrt{1+\frac{m_{01}^{2} c^{4}}{p^{2} c^{2}}} \approx p c\left(1+\frac{m_{01}^{2} c^{4}}{2 p^{2} c^{2}}\right) \\
\Delta t \approx \frac{L}{p c^{2}}\left[\left(p c+\frac{m_{01}^{2} c^{4}}{2 p c}\right)-\left(p c+\frac{m_{02}^{2} c^{4}}{2 p c}\right)\right]=\frac{L c}{2 p^{2}}\left(m_{01}^{2}-m_{02}^{2}\right)
\end{gathered}
$$

- For Kaon ( 500 MeV ), pion ( 140 MeV ) with $\mathrm{p}=1 \mathrm{GeV}, \mathrm{L}=2 \mathrm{~m}, \Delta t=$ 800 ps


## Example: the ALICE ToF detector at CERN

- Large area: $160 \mathrm{~m}^{2}$
- Channel counts: about 160.000
- Time resolution: $\mathrm{O}(50 \mathrm{ps})$
- Sensors: Multi-gap Resistive Plate Chambers (MRPC)

- For more info: http://aliceinfo.cern.ch/Public/en/Chapter2/Chap2_TOF.html


## Application 2: Time of flight mass spectrometry

- Sorting chemical species on the basis of their mass-to-charge ratio
- Powerful analysis technique applicable both to pure samples and mixtures
- ToF is just one among many possible technique



## ToF mass spectrometry

## ToF mass spectrometry

- Non-relativistic regime!

$$
\begin{gathered}
E=\frac{1}{2} m v^{2} \rightarrow v^{2}=\frac{2 E}{m} \\
v=\frac{d}{t} \rightarrow m=\frac{2 E t^{2}}{d^{2}} \\
m=A\left(t_{m}-t_{0}\right)^{2}
\end{gathered}
$$

## ToF mass spectrometry

- Non-relativistic regime!

$$
\begin{gathered}
E=\frac{1}{2} m v^{2} \rightarrow v^{2}=\frac{2 E}{m} \\
v=\frac{d}{t} \rightarrow m=\frac{2 E t^{2}}{d^{2}} \\
m=A\left(t_{m}-t_{0}\right)^{2}
\end{gathered}
$$

- Fastest mass spectrometry analyzer
- Well suited for pulse ionization techniques
- Highest practical mass range


## ToF mass spectrometry

- Non-relativistic regime!

$$
\begin{gathered}
E=\frac{1}{2} m v^{2} \rightarrow v^{2}=\frac{2 E}{m} \\
v=\frac{d}{t} \rightarrow m=\frac{2 E t^{2}}{d^{2}} \\
\quad m=A\left(t_{m}-t_{0}\right)^{2}
\end{gathered}
$$

- Fastest mass spectrometry analyzer
- Well suited for pulse ionization techniques
- Highest practical mass range
- Require pulse ionization methods
- Dynamic range of fast digitizers


## Application 3: Positron Emission Tomography

- Anticipated 50 years ago, but still evolving

- More weight to photons coming from the ROI
- Stronger benefit on larger patients
- Commercial instruments offering better than 300 ps arriving on the market
- The holy Grail:
$10 \mathrm{ps} \rightarrow 3 \mathrm{~mm} \rightarrow$ direct imaging
S. Surti, Journal of Nucl. Med.

$$
\Delta x=\Delta t \frac{c}{2}
$$

## ToF in PET

## non-TOF

## Applications 4: Pile-up rejection in HEP



- The peak luminosity of the HL-LHC will increase up to $\approx 10^{35}$
- This will produce 140 to 200 collisions per bunch crossing
- Disentangling interesting events from background only with tracking and vertexing becomes challenging
- The average collision distance in time is $100 \div 170 \mathrm{ps}$


## Application 5: Forward physics at HL-LHC

- Collision survivors can be used to probe new physics

- $p p \rightarrow p \gamma \gamma p$ sensitive to extra-dimensions
- Intact protons detected 250 m far from the collision point
- Need of 10 ps timing to suppress pile-up


## Application 6: detector improvement

- Particle identification through Cherenkov radiation: $\cos \theta_{c}=\frac{1}{\beta n(\lambda)}$

- Red photons give smaller angles than blue photons
- Red photons propagate faster in the medium
- Time of propagation used for chromatic corrections
- Improvement by 0.7 mrad reported
- Time resolution $\mathrm{O}(100 \mathrm{ps})$
B. Dey et al., NIM A 775 (2015), pp. 112-131


## Applications 7: LIDAR in ADAS systems

- LIDAR expected to become a key component in future cars

S. Gnecchi, C. Jackson, "A 116 SiPM Array for Automotive 3D Imaging LiDAR Systems" http://imagesensors.org/2017-papers/


## Oscillators and PLLs

- Ring oscillators

- VCOs and (analogue) PLL



## Application 8: Timing for everyone

- A precise timing system is in (almost) every pocket...



## All Digital PLL



- Feedback signal generated by charge pump and filters
- VCO controlled by an analog voltage
- Phase difference measured with a TDC
- VCO programmed by digital signals


## Application n: Power supply control



- Low Dropout-Regulators (LDO)
- They usually use analog loops
- ...but the loop can also be digital
- A TDC measures a known time interval
- $V_{\text {out }}$ reduced $\rightarrow$ less counts
- $V_{\text {out }}$ increased $\rightarrow$ more counts
- The loop keeps counts constant counts

K. Otsuga et al,

IEEE International SoC Conference, 2012

- Time resolution of 100 ps or better already achieved in the sixties of last century
- Typical ToF systems have low channel density
- Electronics either discrete or based on front-end ASICs with few channels
- Improve time resolution well below 100 ps (target 10 ps)
- Extend timing to densely packed detector systems.
- Need of highly integrated ASICs for timing


## Timing systems: single sample



- The sensor signal is usually amplified and shaped
- A comparator generates a digital pulse
- The threshold crossing time is captured and digitized by a TDC
- TDC can be embedded on the front-end chip or external
- Timing is derived from a single sample


## Timing systems: multiple samples



- The sensor signal is usually amplified and shaped
- The full waveform is sampled and digitized at high speed
- In many systems, sampling and digitization are decoupled
- Timing is extracted with DSP algorithms from the digitized waveform samples
- Timing is derived from multiple samples


## Digital timing extraction

- Different algorithms are used to compute the timing from the digitized samples
- There is nothing such an optimal method
- Some techiques can be more suited that others for real time execution on FPGA
- Some examples of digital algorithm:
- Digital leading edge
- Digital constant fraction
- Interpolation
- Initial slope approximation
- Reference pulse
- ...

To learn more: E. Delagnes, Precise Pulse Timing based on Ultra-Fast Waveform Digitizers, Lecture given at the IEEE NSS Symposium, Valencia, 2011

## Outline

## (1) Applications of timing systems

(2) Time digitizers
(3) Jitter

4 Input stages
(5) Time walk
(6) Discriminators
(7) ASICs for timing: some examples

## TDC: the principle



- Count the transitions of a periodic signal (clock)


## TDC: the principle



- Count the transitions of a periodic signal (clock)
- When the event of interest arrives, store the counter value into registers


## TDC: the principle



- Count the transitions of a periodic signal (clock)
- When the event of interest arrives, store the counter value into registers
- Problem: 100 ps bin requires 10 GHz clock


## TDC: the principle



- Count the transitions of a periodic signal (clock)
- When the event of interest arrives, store the counter value into registers
- Problem: 100 ps bin requires 10 GHz clock
- Then: count the transitions of a slower clock and interpolate


## TDC: the principle



- Count the transitions of a periodic signal (clock)
- When the event of interest arrives, store the counter value into registers
- Problem: 100 ps bin requires 10 GHz clock
- Then: count the transitions of a slower clock and interpolate
- Interpolating= Measuring the time elapsing between the event and the next clock transition with an additional and dedicated circuit (interpolator)


## Time-to-Digital Converters

## What is a TDC

- mixed-mode or fully-digital circuit
- input: trigger signals, typ CMOS
- output is a time stamp: N-bit digital word corresponding to a time difference between two events
- Full scale range $T_{\text {ref }}$ : maximum time difference that can be measured
- Time Binning: smallest time step (LSB): $T_{\text {ref }} / 2^{N}$


## Performance dictated by:

- Conversion Rate (samples/sec)
- Linearity - i.e. Proportionality of digital code to input time difference
- Quantization error: rms is $L S B / \sqrt{12}$
- Single-shot accuracy (precision in measuring an individual hit)
- Power


## Types of TDC

- Asynchronous
- measures the time difference between two pulses
- no need for an external reference signal
- Asynchronous
- measures the time difference between two pulses
- no need for an external reference signal
- Synchronous
- use of a clock to extend dynamic range
- clock provides a coarse time stamp
- measure the phase between the trigger signal and the clock
- clock jitter must be below the rms quantization error
- Asynchronous
- measures the time difference between two pulses
- no need for an external reference signal
- Synchronous
- use of a clock to extend dynamic range
- clock provides a coarse time stamp
- measure the phase between the trigger signal and the clock
- clock jitter must be below the rms quantization error
- Common in particle detector instrumentation:
- Analog Interpolators
- Digital delay line
- Pulse shrinking
- Asynchronous
- measures the time difference between two pulses
- no need for an external reference signal
- Synchronous
- use of a clock to extend dynamic range
- clock provides a coarse time stamp
- measure the phase between the trigger signal and the clock
- clock jitter must be below the rms quantization error
- Common in particle detector instrumentation:
- Analog Interpolators
- Digital delay line
- Pulse shrinking


## TDC with Analogue Interpolators



- Oldest method to measure time intervals: charge a capacitor with a constant current source and digitize the resulting voltage
- $V_{\text {out }}=\frac{11}{C 1}\left(t_{\text {start }}-t_{\text {stop }}\right)$


## TDC with Analogue Interpolators



- Oldest method to measure time intervals: charge a capacitor with a constant current source and digitize the resulting voltage
- $V_{\text {out }}=\frac{I 1}{C 1}\left(t_{\text {start }}-t_{\text {stop }}\right)$
- If $t_{\text {stop }}$ is the edge of a reference clock: becomes a Synchronous TDC


## TDC with Analogue Interpolators



- Oldest method to measure time intervals: charge a capacitor with a constant current source and digitize the resulting voltage
- $V_{\text {out }}=\frac{I 1}{C 1}\left(t_{\text {start }}-t_{\text {stop }}\right)$
- If $t_{\text {stop }}$ is the edge of a reference clock: becomes a Synchronous TDC
- ADC is frequently Wilkinson (determines the NBITs of the TDC)
- little circuitry, simple to implement
- low power, good linearity
- Problem: conversion time!


## Modern use of TACs-1


A. Rivetti et al, IEEE NSS-MIC ${ }^{-}$Conference Records, 2009

## Modern use of TACs-2

## ISSCC 2016 / SESSION 19 / DIGITAL PLLs / 19.7

### 19.7 A 65 nm CMOS ADPLL with $360 \mu \mathrm{~W}$ 1.6ps-INL

 SS-ADC-Based Period-Detection-Free TDCAkihide Sai, Satoshi Kondo, Tuan Thanh Ta, Hidenori Okuni, Masanori Furuta, Tetsuro Itakura

Toshiba, Kawasaki, Japan


|  |  | $\begin{gathered} {[3]} \\ \text { ISSCC'10 } \\ \hline \end{gathered}$ | $\begin{gathered} {[4]} \\ \mathrm{JSSC}^{\prime} 15 \end{gathered}$ | $\begin{gathered} {[5]} \\ \text { CICC' } 13 \end{gathered}$ | $\begin{gathered} {[6]} \\ \text { ISSCC'15 } \\ \hline \end{gathered}$ | This work |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Architecture |  | VDL+DTC | TA + TDC | CP+SAR-ADC | Stochastic | CP+SS-ADC |
| Supply Voltage |  | 1.2 V | 1.0 V | 1.0 V | 1.2 V | 1.2 V |
| Technology |  | 65 nm CMOS | 65 nm CMOS | 65 nm CMOS | 14 nmFinFET | 65 nm CMOS |
| CaL. Needed? (Time) |  | Yes ( 120 ms ) | Yes (38us) | Yes (-) | Yes (-) | No |
| Measurement Type |  | - | - | Static | Static | Dynamic |
| w/ ADPLL? |  | Yes | Yes | No | No | Yes |
| TDC | Sample Rate | 35MS/s | 50MS/s | 40MS/s | 100MS/s | 40MS/s |
|  | State Resolution | $\begin{aligned} & 6.8 \mathrm{ps} \\ & 5.4 \mathrm{bit} \\ & \hline \end{aligned}$ | $\begin{gathered} 0.9 \mathrm{ps} \\ 4 \mathrm{bit} \end{gathered}$ | $\begin{gathered} 0.84 \mathrm{ps} \\ \text { 8bit } \end{gathered}$ | $\begin{aligned} & \begin{array}{l} 1.17 \mathrm{ps} \\ 10 \mathrm{bit} \\ \hline \end{array} \end{aligned}$ | $\begin{aligned} & \text { 6.0ps } \\ & \text { 6.1 bit } \end{aligned}$ |
|  | Effective Resolution | - | - | - | - | $\begin{aligned} & 8.9 \mathrm{ps} \\ & 5.5 \mathrm{bit} \end{aligned}$ |
|  | INL | - | 1.25ps(sim) | $\begin{gathered} \hline 2.3 \mathrm{ps} \\ 2.7 \mathrm{LsB} \\ \hline \end{gathered}$ | $\begin{gathered} 2.7 \mathrm{ps} \\ 2.3 \mathrm{LsB} \\ \hline \end{gathered}$ | $\begin{gathered} 1.6 \mathrm{ps} \\ 0.27 \mathrm{LSB} \end{gathered}$ |
|  | Power | - | $\begin{gathered} 0.2 \mathrm{mw} \\ \text { (Except DTC) } \\ \hline \end{gathered}$ | 2.7 mW | 0.78 mW | $\begin{gathered} 0.36 \mathrm{~mW} \\ \text { (Except CNT) } \end{gathered}$ |
| ADPLL | In-band Worst Frac. Spur | $-52 \mathrm{cBc}$ (2) 3 kHz | $\begin{aligned} & -51.5 \mathrm{dBc} \\ & @ 392 \mathrm{kHz} \end{aligned}$ | - | - | $\begin{aligned} & -52.6 \sim-43 \mathrm{dBc} \\ & 2.4 \mathrm{k}-40 \mathrm{MHz} \end{aligned}$ |
|  | Ref. Spur | - | $-69 \mathrm{dBc}$ | - | - | $-66 \mathrm{dBc}$ |
|  | $\begin{gathered} \text { In-band } \\ \text { PN@2.24G } \\ \hline \end{gathered}$ | -105dBc/Hz | -112dBc/Hz | - | - | $-106 \mathrm{dBc} / \mathrm{Hz}$ |



## TDC with Digital Delay Lines

- Exploits the intrinsic delay of digital gates to measure time intervals


## TDC with Digital Delay Lines

- Exploits the intrinsic delay of digital gates to measure time intervals



## TDC with Digital Delay Lines

- Exploits the intrinsic delay of digital gates to measure time intervals

- Start Signal fed to the buffer chain


## TDC with Digital Delay Lines

- Exploits the intrinsic delay of digital gates to measure time intervals

- Start Signal fed to the buffer chain
- Stop Signal samples the of the buffer outputs into the register


## TDC with Digital Delay Lines

- Exploits the intrinsic delay of digital gates to measure time intervals

- Start Signal fed to the buffer chain
- Stop Signal samples the of the buffer outputs into the register
- bit pattern processed by a thermometric to binary encoder


## TDC with Digital Delay Lines

- Exploits the intrinsic delay of digital gates to measure time intervals

- Start Signal fed to the buffer chain
- Stop Signal samples the of the buffer outputs into the register
- bit pattern processed by a thermometric to binary encoder

- Maximum time interval measured: T
- Delay of single cell: $\tau 1$
- Required $N=\frac{T}{\tau 1}$ cells


## TDC with Digital Delay Lines - Vernier

- Resolution set by the delay of a single cell (typ 20-30 ps for a DSM CMOS)


## TDC with Digital Delay Lines - Vernier

- Resolution set by the delay of a single cell (typ 20-30 ps for a DSM CMOS)
- Vernier topology: approach to increase the resolution of the delay-line TDC



## TDC with Digital Delay Lines - Vernier

- Resolution set by the delay of a single cell (typ 20-30 ps for a DSM CMOS)
- Vernier topology: approach to increase the resolution of the delay-line TDC

- Start and Stop Signal propagate through delay lines with cell delay $\tau 1$ and $\tau 2$
- The LSB is given by $\tau 1-\tau 2$
- Required $N=\frac{T}{\tau 1-\tau^{2}}$ cells


## TDC with Digital Delay Lines - Vernier

- Resolution set by the delay of a single cell (typ 20-30 ps for a DSM CMOS)
- Vernier topology: approach to increase the resolution of the delay-line TDC

- Start and Stop Signal propagate through delay lines with cell delay $\tau 1$ and $\tau 2$
- The LSB is given by $\tau 1-\tau 2$
- Required $N=\frac{T}{\tau 1-\tau^{2}}$ cells

Large dynamic range are require many cells
$\hookrightarrow$ area becomes prohibitive!

## Loop-Based TDC

## Implementation example of a looped delay line:



- Re-use the same cells: pulse folded-back to the input of the delay line
- Count how many times the pulse edge has circulated:
$\hookrightarrow$ Counter provides coarse time information


## General aspects on digital TDCs

- The use of these techniques require good knowledge on the effects of process, voltage and temperature (PVT) variation


## General aspects on digital TDCs

- The use of these techniques require good knowledge on the effects of process, voltage and temperature (PVT) variation
- global process drifts affect all cells similarly - systematic gain/offset errors
$\hookrightarrow$ in radiation detectors, solved with calibration


## General aspects on digital TDCs

- The use of these techniques require good knowledge on the effects of process, voltage and temperature (PVT) variation
- global process drifts affect all cells similarly - systematic gain/offset errors
$\hookrightarrow$ in radiation detectors, solved with calibration
- local random process variations can induce non-linearities or missing codes


## General aspects on digital TDCs

- The use of these techniques require good knowledge on the effects of process, voltage and temperature (PVT) variation
- global process drifts affect all cells similarly - systematic gain/offset errors
$\hookrightarrow$ in radiation detectors, solved with calibration
- local random process variations can induce non-linearities or missing codes
- hotspots or IR drops can induce similar errors


## General aspects on digital TDCs

- The use of these techniques require good knowledge on the effects of process, voltage and temperature (PVT) variation
- global process drifts affect all cells similarly - systematic gain/offset errors
$\hookrightarrow$ in radiation detectors, solved with calibration
- local random process variations can induce non-linearities or missing codes
- hotspots or IR drops can induce similar errors
$\hookrightarrow$ Good use of statistical simulation tools and proper layout is fundamental


## TDC Based on Delay-Locked-Loop



- Delay of the buffer chain is forced by the feedback loop


## TDC Based on Delay-Locked-Loop



- Delay of the buffer chain is forced by the feedback loop
- Phase detector compares the phase of the delay line output signal and a reference clock


## TDC Based on Delay-Locked-Loop



From A. Rivetti "CMOS Front-End for Radiation Detectors"

- Delay of the buffer chain is forced by the feedback loop
- Phase detector compares the phase of the delay line output signal and a reference clock
- Output signal increments a counter and provides coarse information


## TDC Based on Delay-Locked-Loop



From A. Rivetti "CMOS Front-End for Radiation Detectors"

- Delay of the buffer chain is forced by the feedback loop
- Phase detector compares the phase of the delay line output signal and a reference clock
- Output signal increments a counter and provides coarse information
- Status of DLL is latched to registers and allows fine interpolation


## TDC Based on Delay-Locked-Loop

## Pros and Cons

## TDC Based on Delay-Locked-Loop

## Pros and Cons

- Conversion Speed!


## TDC Based on Delay-Locked-Loop

## Pros and Cons

- Conversion Speed!
- The hit signal triggers the storage of the DLL and Coarse counter status


## TDC Based on Delay-Locked-Loop

## Pros and Cons

- Conversion Speed!
- The hit signal triggers the storage of the DLL and Coarse counter status
- Conversion result is immediately available


## TDC Based on Delay-Locked-Loop

## Pros and Cons

- Conversion Speed!
- The hit signal triggers the storage of the DLL and Coarse counter status
- Conversion result is immediately available
$\hookrightarrow$ Sampling rate can be very high


## TDC Based on Delay-Locked-Loop

## Pros and Cons

- Conversion Speed!
- The hit signal triggers the storage of the DLL and Coarse counter status
- Conversion result is immediately available
$\hookrightarrow$ Sampling rate can be very high
- very high power consumption


## TDC Based on Delay-Locked-Loop

## Pros and Cons

- Conversion Speed!
- The hit signal triggers the storage of the DLL and Coarse counter status
- Conversion result is immediately available
$\hookrightarrow$ Sampling rate can be very high
- very high power consumption
- use of differential delay line (current steering) to minimize noise (victim/agressor)


## TDC Based on Delay-Locked-Loop

## Pros and Cons

- Conversion Speed!
- The hit signal triggers the storage of the DLL and Coarse counter status
- Conversion result is immediately available
$\hookrightarrow$ Sampling rate can be very high
- very high power consumption
- use of differential delay line (current steering) to minimize noise (victim/agressor)
- reference clock running at high speed


## TDC Based on Delay-Locked-Loop

## Pros and Cons

- Conversion Speed!
- The hit signal triggers the storage of the DLL and Coarse counter status
- Conversion result is immediately available
$\hookrightarrow$ Sampling rate can be very high
- very high power consumption
- use of differential delay line (current steering) to minimize noise (victim/agressor)
- reference clock running at high speed

$$
\hookrightarrow L S B=\frac{T_{c l k}}{n_{\text {cell }}} \Rightarrow 50 \mathrm{ps} \text { with } 640 \mathrm{MHz} \text { and } 32 \text { delay cells }
$$

## Pros and Cons

- Conversion Speed!
- The hit signal triggers the storage of the DLL and Coarse counter status
- Conversion result is immediately available
$\hookrightarrow$ Sampling rate can be very high
- very high power consumption
- use of differential delay line (current steering) to minimize noise (victim/agressor)
- reference clock running at high speed

$$
\hookrightarrow L S B=\frac{T_{c k}}{n_{n} \text { cells }} \Rightarrow 50 \mathrm{ps} \text { with } 640 \mathrm{MHz} \text { and } 32 \text { delay cells }
$$

- Tackle: share a global DLL among several channels - robust buffer scheme to control skew


## DLL-based TDC: a practical example



- M. Horstmann (CERN): https://indico.cern.ch/event/688153/sessions/261017/\#20180521


## DLL-based TDC: a practical example



## Ring Oscillator TDCs



- N. Roy (Sherbrooke): https://indico.cern.ch/event/688153/sessions/261017/\#20180521


## Pulse Shrinking TDCs



## High resolution TDCs: ASICs

# A 14-Bit, 1-ps Resolution, Two-Step Ring and 2D Vernier TDC in 130nm CMOS Technology 

Hechen Wang and Fa Foster Dai
Dept. of Electrical and Computer Eng., Auburn University, Auburn, AL 36849

TABLE I. TDCs Performance Comparison

|  | VLSI 14 [7] | ISSCC 15 [8] | ISSCC 16 [9] | CICC 17 [2] | ISSCC 17 [1] | This work |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Topology | Cyclic | Stochastic | SS-ADC | 2D Vernier | SAR-ADC | Ring+2D Vernier |
| Process | 28 nm | 14 nm | 65 nm | 45 nm | 14 nm | 130nm |
| NoB | 12 | 10 | 6.1 | 8 | 7 | 14 |
| ENoB ${ }^{(1)}$ | 9.74 | 8.28 | 5.76 | 7.58 | 3.68 | 13.2 |
| Resolution | 0.63 ps | 1.17 ps | 6ps | 1.25 ps | 0.2 ps | 1.0ps |
| ER ${ }^{(2)}$ | 3.15 ps | 3.85 ps | 7.60 ps | 1.67 ps | $2 \mathrm{ps}{ }^{(4)}$ | 1.74ps |
| Speed [MHz] | 10 | 100 | 40 | 80 | 26 | 10 |
| DNL [LSB]/[ps] | 0.5/0.32 | 0.8/0.94 | ---/--- | 0.25/0.31 | ---/--- | 0.41/0.41 |
| INL [LSB]/[ps] | 3.8/2.39 | 2.3/2.7 | 0.27/1.6 | 0.34/0.4 | 9/1.8 | 0.79/0.79 |
| Power [mW] | 0.82 | 0.78 | 0.36 | 0.33 | --- | 2.4 |
| FoM ${ }^{(3)}$ | 0.02 | 0.01 | 0.13 | 0.02 | --- | 0.02 |

1. $\mathrm{ENoB}=\mathrm{NoB}-\log _{2}(\mathrm{INL}+1)$.
2. Effective Resolution $(E R)=$ Resolution $\times 2^{(\mathrm{NOB}-E N O B)}$.
3. $\mathrm{FoM}=$ Power $/\left(2^{\mathrm{NOB}} \times \mathrm{Fs}_{\mathrm{s}}\right)[\mathrm{pJ} /$ conv-step $]$.
4. calculated based on in-band phase noise. $\mathrm{PN}=10 \log \left(\mathrm{~N}^{2}\left(2 \pi \mathrm{f}_{\mathrm{r}}\right)^{2} \mathrm{tres}^{2} / 12 / \mathrm{f}_{\mathrm{r}}\right)$.

## High resolution TDCs: FPGA

A 128-Channel, 710 M Samples/Second, and Less Than 10 ps RMS Resolution Time-to-Digital Converter Implemented in a Kintex-7 FPGA

Chong Liu and Yonggang Wang


## Outline

## (1) Applications of timing systems

(2) Time digitizers
(3) Jitter

4 Input stages
(5) Time walk
(6) Discriminators
(7) ASICs for timing: some examples

## Timing: the (very front-end) issues

- Several factors challenge the timing accuracy of a system:
- Random noise internal to the front-end electronics (can be traded with power)
- Random noise from external sources (e.g. clock distribution system)
- Signal integrity (substrate noise, PSSR, etc..)
- Pulse amplitude variations
- Pulse shape variations
- Timing below 100 ps rms is not trivial
- Research is now geared towards sub 10 ps system resolution


## Timing jitter: single sample

$$
\sigma_{t}=\frac{\sigma_{V}}{\frac{d V}{d t}} \quad \frac{d V}{d t} \approx \frac{V}{t_{r}} \rightarrow \sigma_{t}=\frac{t_{r}}{S N R}
$$

## Checks:

$t_{r}=1 \mathrm{~ns}, S N R=10 \rightarrow \sigma_{t}=100 \mathrm{ps}$
$t_{r}=40 \mathrm{~ns}, S N R=500 \rightarrow \sigma_{t}=80 \mathrm{ps}$
$t_{r} \propto \frac{1}{B W} \quad S N R \propto \frac{1}{\sqrt{B W}} \rightarrow \sigma_{t} \propto \frac{1}{\sqrt{B W}}$

- Match the front-end rise time with the sensor rise/collection time


## Timing with large SNR

- Calorimeters can profit from large signals to make timing is easier!
- Calorimeters already achieve quite good time resolution
- System resolution now saturates at around 100 ps
- Exact values depends on the situation considered
- Interaction region $\approx 6 \mathrm{~cm}$
- With 30 ps resolution event origin confined to 1 cm .
- Need a 4-5x improvement with respect to today standard


From D. Del Re, J. of Physics: Conference Series 587 (2015), doi:10.1088/1742-6596/587/1/012003

## Timing jitter: multiple sampling

- Sample the input signal beyond Nyquist
- Assume first-order system relationship

$$
\begin{aligned}
& \sigma_{t}=\frac{t_{r}}{S N R} \frac{1}{\sqrt{N}} \quad N=\frac{t_{r}}{t_{s}} \\
& \sigma_{t}=\frac{1}{S N R} \sqrt{\frac{0.35}{B W \cdot f_{s}}}=\frac{1}{S N R} \frac{1}{\sqrt{3 f_{-3 d B} f_{s}}} \\
& \\
& \quad \begin{array}{c|c|c|c}
S N R & f_{s} & f_{-3 d b} & \sigma_{t} \\
\hline \hline 10 & 1 \mathrm{Gs} / \mathrm{s} & 150 \mathrm{MHz} & 150 \mathrm{ps} \\
\hline 10 & 10 \mathrm{Gs} / \mathrm{s} & 1.5 \mathrm{GHz} & 15 \mathrm{ps} \\
\hline 100 & 1 \mathrm{Gs} / \mathrm{s} & 150 \mathrm{MHz} & 15 \mathrm{ps} \\
1000 & 10 \mathrm{Gs} / \mathrm{s} & 1.5 \mathrm{GHz} & 0.15 \mathrm{ps}
\end{array}
\end{aligned}
$$

- Redundacy is advantageous only if noise in uncorrelated
- Unfortunately, jitter is not the full story...


## Outline

## (1) Applications of timing systems

(2) Time digitizers
(3) Jitter
(4) Input stages
(5) Time walk
(6) Discriminators
(7) ASICs for timing: some examples

## Input stage topologies



Charge sensitive


Common base (gate)


Transimpedance


Voltage amplifier

## A simple example

- Take a simple voltage amplifier
- Step at the input is $Q_{i n} / C_{d}$
- Assume single pole response with time constant $\tau=R C$
- Amplifier rise time is: $t_{a}=2.2 \tau$
- Amplifier cut-off frequency is $f_{T}=\frac{1}{2 \pi \tau}$
- Total rise time at the output is $\sqrt{t_{d}^{2}+t_{a}^{2}}$
- Output voltage squared is $v_{n}^{2} \frac{\pi}{2} f_{T}$
- Now put everything together...

$$
\sigma_{t}=\frac{\sigma_{n}}{\frac{d V}{d t}} \approx \frac{v_{n}}{\sqrt{2 t_{a}}} \frac{C_{d}}{Q_{i n}} \sqrt{t_{a}^{2}+t_{d}^{2}}=\frac{v_{n} C_{d}}{Q_{i n}} \sqrt{t_{d}}
$$

- Consider the following parameters: $t_{d}=1 \mathrm{~ns}, C_{d}=300 \mathrm{pF}$, $Q_{\text {in }}=1 \cdot 10^{6} \mathrm{e}^{-}$
- If we want $\sigma_{t}=10 \mathrm{ps}$, we need $v_{n} \approx 1.7 \cdot 10^{-10} \mathrm{~V} / \sqrt{\mathrm{Hz}}$
- Assume MOS input transistor in weak inversion: $v_{n}=\sqrt{\frac{2 \alpha k T}{g_{m}}}$
- Combining all parameters (take $\alpha=1$ ), we get $g_{m}=0.291 \mathrm{~S}$
- The transconductance in w.i. is $g_{m}=\frac{l_{D S}}{n \phi_{T}}$ $\left(n \approx 1.3, \phi_{T}=k T / q=26 m V\right)$
- The bias current needed in the input transistor is $\approx 10 \mathrm{~mA}$


## Most common input stages

## TIA or CSA topology

- $f_{i n}<1 / 2 \pi R_{f} C_{f} \rightarrow$ TIA
- $f_{i n}>1 / 2 \pi R_{f} C_{f} \rightarrow$ CSA



## Rise time calculation

## TIA or CSA topology

- $f_{\text {in }}<1 / 2 \pi R_{f} C_{f} \rightarrow$ TIA
- $f_{i n}>1 / 2 \pi R_{f} C_{f} \rightarrow$ CSA

Equations and figures from A. Rivetti, CMOS Front-End for Radiation Sensors, CRC Press, 2015


## Step1: small signal model



## Step 2: solve the equations

$$
T(s)=\frac{\left(g_{m 1}-s C_{f}\right) R_{f} R_{L}}{s^{2} \zeta R_{f} R_{L}+s\left[R_{L} C_{L}+R_{f} C_{T}+\left(1+g_{m 1} R_{L}\right) C_{f} R_{f}\right]+1+g_{m 1} R_{L}}
$$

$$
R_{f} C_{f}>\frac{4\left(C_{T} C_{L}+C_{T} C_{f}+C_{f} C_{L}\right)}{g_{m 1} C_{f}}
$$

$$
\tau_{f}=R_{f} C_{f} \quad \tau_{r}=\frac{C_{T} C_{L}+C_{T} C_{f}+C_{L} C_{f}}{g_{m 1} C_{f}}
$$

## Output equation

- Impulse response of a system with two real poles

$$
V_{\text {out }}(t)=Q_{\text {in }} \frac{R_{f}}{\tau_{r}-\tau_{f}}\left(e^{-\frac{t}{\tau_{r}}}-e^{-\frac{t}{\tau_{f}}}\right)=\frac{Q_{\text {in }}}{C_{f}} \frac{\tau_{f}}{\tau_{r}-\tau_{f}}\left(e^{-\frac{t}{\tau_{r}}}-e^{-\frac{t}{\tau_{f}}}\right)
$$

$$
V_{\text {out }, \text { peak }}=\frac{Q_{\text {in }}}{C_{f}}\left(\frac{\tau_{f}}{\tau_{r}}\right)^{\frac{\tau_{r}}{\tau_{r}-\tau_{f}}}
$$

## Example of output waveforms

$$
\tau_{r} \approx \frac{C_{T}\left(C_{L}+C_{f}\right)}{g_{m 1} C_{f}}
$$



## Common gate topologies



## Cgate speed performance

$$
\frac{V_{\text {out }}}{I_{\text {in }}}=\frac{R_{L}}{\left[1+s \frac{\left(C_{T}+A C_{g s}\right)}{g_{m 1} A}\right]\left(1+s R_{L} C_{L}\right)}
$$

$$
\frac{V_{\text {out }}}{I_{\text {in }}}=\frac{R_{L}}{\left(1+s \frac{C_{T}}{g_{m 1} A}\right)\left(1+s C_{L} R_{L}\right)}
$$

## Complicating the picture...



## Optimizing rise-time performance

- Front-end transfer function analysis essential to gain intuition
- Unfortunately it needs many approximations to be manageable
- Transistors models in deep submicron technologies are very complex
- Mathematical modeling helpful for a first-cut design
- Costraint-driven CAD optimization


## Outline

## (1) Applications of timing systems

(2) Time digitizers
(3) Jitter

4 Input stages
(5) Time walk
(6) Discriminators
(7) ASICs for timing: some examples

## Time walk

- Pulses of same shape and different amplitude crosses the threshold at different times
- Even worse if also the shape changes
- This is a problem for accurate timing



## Time walk

- Pulses of same shape and different amplitude crosses the threshold at different times
- Even worse if also the shape changes
- This is a problem for accurate timing



## Time walk

- Pulses of same shape and different amplitude crosses the threshold at different times
- Even worse if also the shape changes
- This is a problem for accurate timing

- Constant Fraction Timing


## Zero-crossing timing

- All signals reach the peak at the same time
- Differentiate and take the zero crossing time
- Jitter is increased





## CFD: the principle

Arming discriminator


## CFD: the principle

Arming discriminator


- The input signal is both delayed and attenuated


## CFD: the principle

Arming discriminator


- The input signal is both delayed and attenuated
- The delayed and attenuated signals are combined to yield a bipolar waveform


## CFD: the principle

Arming discriminator


- The input signal is both delayed and attenuated
- The delayed and attenuated signals are combined to yield a bipolar waveform
- The zero crossing of the bipolar waveform is used for timing


## CFD: the algorithm

Assume a step input signal:

$$
V(t)=\left\{\begin{array}{l}
0 \text { for } t<0 \\
\frac{t}{t_{r}} V_{0} \text { for } 0<t<t_{r} \\
V_{0} \text { for } t>t_{r}
\end{array}\right.
$$


$t_{d}>t_{r}$, amplitude compensation
$f V_{0}=\frac{t-t_{d}}{t_{r}} V_{0} \quad t_{z c}=f t_{r}+t_{d}$

## $t_{d}<t_{r}$, ARC compensation

$$
f \frac{t}{t_{r}} V_{0}=\frac{t-t_{d}}{t_{r}} V_{0} \quad t_{z c}=\frac{t_{d}}{1-f}
$$

## CFD: in practice

Take now simple $C R-R C$ shaping and an ideal delay line:

$$
\frac{t-t_{d}}{\tau} e^{-\frac{t-t_{d}}{\tau}}-f \frac{t}{t_{d}} e^{-\frac{t}{\tau_{d}}}=0 \rightarrow t_{z c}=\frac{t_{d} e^{\frac{t_{d}}{\tau}}}{e^{\frac{t_{d}}{\tau}}-f}
$$

- Jitter optimization: $\tau=t_{c o l l} \rightarrow$ sensitivity to pulse shape fluctuations!
- Can be reduced by reducing $t_{d}, f$, or both...
- CFDs rely of fully linear signal processing
- Not trivial to implement in modern CMOS technologies due to the reduced voltage headroom, but it can be done.


## Some comparison

J. F. Genat et al. Signal processing for picosecond resolution timing measurements, NIM A 607 (2009) 387-393


- Simulations based on MCP signal
- No sampling jitter added
- The barrier of 10 ps broken around 20 pe
- Practical equivalency between WS and CFD


## Can we have better algorithms?



NUCLEAR
INSTRUMENTS
\& METHODS
IN PHYSICS
RESEARCH
Section $A$

# Timing of pulses of any shape with arbitrary constraints and noises: optimum filters synthesis method 

E. Gatti*, A. Geraci, G. Ripamonti<br>Dipartimento di Elettronica e Informazione, Politecnico di Milano, Piazza Leonardo da Vinci 32, Milano 20133, Italy Received 9 June 2000; accepted 15 June 2000

## Abstract

In this paper the optimum filtering for the precise measurement of the occurrence time of any kind of time-limited signal is dealt with. We find the time-limited optimum weighting function (WF) in the presence of any kind of uncorrelated, stationary, additional noises and we allow the introduction of arbitrary assigned time domain constraints in the WF. The method can be easily translated into computer programs and it can be used as a tool for optimising a digital signal processing spectroscopy set-up in its digital filter section. An application of the method to signals at the output of large volume HPGe $\gamma$-ray detectors is finally presented. (C) 2001 Elsevier Science B.V. All rights reserved.

## Can we have better algorithms?



Fig. 1. Comparison between the approximated optimum synthesised WF $w(t)$ (a) and the analytical one (b)in the test case (see text): the two curves almost coincide and the maximum divergence is in correspondence with the cusp peak. This is to be expected, since our representation of $w(t)$ involves an analytical function expressed with a finite number of harmonics. The number of harmonics is 200 . The difference in time resolution is just $2 \%$.

## Simulation methodology

- Generate a set of charges from the Landau distribution covering the dynamic range
- Send the charges in different part of the sensing element
- Collect the resulting current waveforms in the form of time-amplitude lis
- Input them in SPICE with the timing chain (transistor level)
- Important to consider also the discriminators
- Analyze the SPICE outputs and extract the timing
- A lot of scripting...


## Signal example

Courtesy L. Pancheri, Trento



## The ideal timing detector

- The ideal timing detector should provide:
- very fast signals $\rightarrow$ short flight path of the charge carriers in the sensor
- shape stability
- low pulse amplitude spread
- small capacitance
- sustain high counting rates
- be radiation tolerant
- be easily scalable to large large areas
- cheap
- No sensor fulfills all the above specs


## Outline

## (1) Applications of timing systems

(2) Time digitizers
(3) Jitter

4 Input stages
(5) Time walk
(6) Discriminators
(7) ASICs for timing: some examples

## Latched comparators



- Latched (synchronous comparators) have many advantages
- Only dynamic power
- Very fast thanks to positive feedback
- Are they good as timing discriminator?


## Synchronous discriminator in front-end

- Dynamic comparator with offset compensation
- Fast ToT with local oscillator

E Monteil et al, "A synchronous analog very front-end in 65 nm CMOS with local fast ToT encoding for pixel detectors at HL-LHC", JINST 2017





## Simple comparators



## Time delay

- Comparator can contribute significantly to time-walk
- Fast comparators means power



## More advanced comparators




- Assume $g_{m 1}=g_{m 2}, g_{m 3}=g_{m 6}$
- Differential gain dominated by transistor output conductance
- Common mode gain dominated by diode-connected transistors


## Zero crossing detectors



## Fast comparators



## Outline

## (1) Applications of timing systems

(2) Time digitizers
(3) Jitter

4 Input stages
(5) Time walk
(6) Discriminators
(7) ASICs for timing: some examples

## About very fast circuits

## A 64-Gb/s 1.4-pJ/b NRZ Optical Receiver Data-Path in 14-nm CMOS FinFET

Ilter Ozkaya, Student Member, IEEE, Alessandro Cevrero, Member, IEEE, Pier Andrea Francese, Senior Member, IEEE, Christian Menolfi, Member, IEEE, Thomas Morf, Senior Member, IEEE, Matthias Brändli, Daniel M. Kuchta, Senior Member, IEEE, Lukas Kull, Senior Member, IEEE, Christian W. Baks, Jonathan E. Proesel, Senior Member, IEEE, Marcel Kossel, Senior Member, IEEE, Danny Luu, Student Member, IEEE,
Benjamin G. Lee, Senior Member, IEEE, Fuad E. Doany, Mounir Meghelli, Member, IEEE,
Yusuf Leblebici, Fellow, IEEE, and Thomas Toifl, Senior Member, IEEE


## System overview



## Input topology choice



## Transimpedance amplifier

...or "how many things you can do with an inverter"!


Why transistors are used in feedback?
What is the purpose of the inductor?
What we study here?

$$
\frac{C_{i 1}}{C_{i 2}}=\frac{g m_{p}}{g m_{n}}=\frac{C_{o 1}}{C_{o 2}}
$$

## Gain peaking




## Another use of Wilkinson ADC

## ISSCC 2018 / SESSION 5 / IMAGE SENSORS / 5.1

5.1 A Back-Illuminated Global-Shutter CMOS Image Sensor with Pixel-Parallel 14b Subthreshold ADC


GC to BCISRAM/CDS
ADCK


## Timing with silicon pixels: The NA62 GTK



- Study of very rare Kaon decay: $K^{+} \rightarrow \pi^{+} \nu \bar{\nu}$
- Time tag the $K^{+}$tracks to match the $\pi^{+}$track in the RICH
- GTK: three stations of hybrid silicon pixels with $\leq 200$ ps rms resolution per station
- Sensor area: $60 \mathrm{~mm} \times 27 \mathrm{~mm}$ readout by 10 TDCpix chips


## The TDCpix chip at a glance




- Timing method: LED + offline ToT compensation
- Pixel area: $300 \mu \mathrm{~m} \times 300 \mu \mathrm{~m}$
- DLL-based TDC in the periphery
- 360 equivalent TDC per chip
- $210 \mathrm{Mhit} / \mathrm{s} / \mathrm{chip}$
- $4 \times 3.2 \mathrm{Gbit} / \mathrm{s}$ serializers
- CMOS 130 nm, designed at CERN


## TDCPix: the pixel


$300 \mu \mathrm{~m}$


- Transimpedance amplifier followed by leading edge discriminator
- Peaking time $\approx 5 \mathrm{~ns}$
- Only analog electronics and quite configuration registers in the pixel
- Discriminator signal sent to the EoC TDC with integrated t -lines
- Achieve 65 ps rms electronic resolution at 2.4 fC on 1800 pixels!


## TDCPix: the TDC



- TDC based on DLL approach
- 320 MHz clock and 32 delay taps
- Differential delay buffers for low noise
- One DLL share among two columns
- One timing register shared among 5 pixels



## Timing with GTK HPD: some results (1)

RMS time resolution obtained with the TDCPix demonstrator

With laser in the lab...

...and with particles in the beam

M. Fiorini

Where is the difference?...

## Timing with GTK HPD: some results (2)

## In the sensor! (and in the physics...)


G. Aglieri Rinella

- Weighting field different at the center and at the pixel border
- Particles hitting in different points produce different signal shapes
- This effect has been estimated to contribute about 85 ps
- Charge straggling also contributes > 60 ps

TDCpix references:

- M. Noy, TDCPix: A High Time Precision Pixel Chip for the NA62 GigaTracker, CERN-PH-ESE Seminar, https://indico.cern.ch/event/302077/
- M. Noy et al.: The TDCPix ASIC: Tracking for the NA62 GigaTracker, TIPP 2014, Proceeding of Science, http:/pos.sissa.it/


## Another timing ASIC for pixels



- Timing front-end ASIC: 1024 channels, 4096 TDC, 20 Gbit/s output bandwitdth
- Technology 110 nm CMOS
- Pixel size $400 \mu \mathrm{~m} \times 400 \mu \mathrm{~m}$
- TDC binning $20 \div 100 \mathrm{ps}$, DNL \%
- Overall system jitter $\approx 30$ ps r.m.s.


## Positron Emission Tomography

- Anticipated 50 years ago, but still evolving

- More weight to photons coming from the ROI
- Stronger benefit on larger patients
- Commercial instruments 400 500 ps, 300 ps expected soon

$$
\Delta x=\Delta t \frac{c}{2}
$$

S. Surti,Update on time-of-flight PET imaging,
J. Nucl. Med. Jan. 2015; 56 (1); 98-105

## Electronics for SiPM: the TOF-PET

- Chip developed in the framework of the EndoToF-US project
- Sensors: analog SiPM with capacitance in the 75 to 300 pF range

| Parameter | Value |
| :--- | :--- |
| Number of channels | 64 |
| Clock frequency | $80-160 \mathrm{MHz}$ |
| Dynamic range of input charge | 300 pC |
| SNR $\left(Q_{\text {in }}=100 \mathrm{fC}\right)$ | $>20-25 \mathrm{~dB}$ |
| Amplifier noise (in total jitter) | $<25 \mathrm{ps}(\mathrm{FWHM})$ |
| TDC time binning | 50 ps |
| Coarse gain | $G_{0}, G_{0} / 2, G_{0} / 4$ |
| Max. channel hit rate | 100 kHz |
| Max. output data rate | $320 \mathrm{Mb} / \mathrm{s}(640 \mathrm{w} / \mathrm{DDR})$ |
| Channel masking | programmable |
| SiPM fine gain adjustment | $500 \mathrm{mV}(5 \mathrm{bits})$ |
| SiPM | up to 320 pF term. cap., 2 MHz DCR |
| Calibration BIST | internal gen. pulse, 6 -bit prog. amplitude |
| Power | $<10 \mathrm{~mW}$ per channel |

## TOFPET architecture

- Charge encoding with Time over Threshold
- Dual treshold system



## TDC implementation

- TDC based on Time to Amplitude Converters
- Four TACs per TDC for derandomization
- Rate capacitance $>300 \mathrm{kHz}$ per channel



## Dark counts management

- Important not to trigger TACs with dark counts
- Timing pulse is delayed and confirmed by energy pulse (higher threshold)



## Dual threshold


a)


## TOFPET in silicon

- Two chips can be put side-by-side to get a compact 128 channel system



## TOFPET performance

Coincidence Time Resolution


TDC resolution $\approx 20$ ps rms (with 50 ps bin size)

Resolution with crystals and SiPM

TOF-PET references:
M.D. Rolo et al., TOF-PET ASIC for PET applications, JINST, Vol. 8, Feb. 2013
M.D. Rolo. , Integrated Circuit Design for Time of Flight PET, PhD thesis, Univ. of Torino, 2014

## Waveform samplers



- In a TDC, the delayed pulses are captured into registers when the hit arrives
- In a WS, the delayed pulses are used to control the analog storage cells
- Sampling frequency is $1 / \Delta$ and can be well above 10 GHz in modern technologies
- In earlier implementations open loop buffers were employed. Today the use of DLL and PLL prevalent (jitter and sampling time uniformity)


## Waveform samplers: some example

| ASIC | Year | Node | Time res. | Max sample/ch. | Channels |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LABRADOR3 | 2005 | 250 nm | 16 ps | 260 | 8 |
| BLAB | 2009 | 250 nm | $<5 \mathrm{ps}$ | 65536 | 1 |
| DRS4 | 2014 | 250 nm | $\approx 1 \mathrm{ps}$ | 1024 | 8 |
| PSEC4 | 2014 | 130 nm | $\approx 1 \mathrm{ps}$ | 256 | 6 |
| SamPic | 2014 | 180 nm | $\approx 3 \mathrm{ps}$ | 64 | 16 |

- Typical small channel count per ASIC
- Resolution: same pulse split and sent to differnt channels and time difference measured


## PSEC4: architecture

E. Oberla et al., A $15 \mathrm{GSa} / \mathrm{s}, 1.5 \mathrm{GHz}$ bandwidth waveform digitizing ASIC NIM A 735 (2014) 452-461


- Input signal AC coupled (terminations external)
- On chip RF microstrip lines at the input
- DLL with 256 taps fed by a 40 MHz clock


## PSEC4: sampling cell



- Small sampling capacitance ( 20 fF ) to guarantee 1.5 GHz analog bandwidth
- A Wilkinson ADC integrated in each cell
- Common ADC ramp generated externally to the cell


## PSEC4: performance

E. Oberla et al., NIM A 735 (2014) 452-461


Example of digitized pulse


Timing performance

- Time resolution bettern than 5 ps rms obtained after time-base calibration


## SAMPIC architecture: merge TDC and WS

E. Delagnes et al., Reaching a few picosecond timing precision with the 16 -channel digitizer and timestamper SAMPIC ASIC NIM A 787 (2015) 245-249


## SAMPIC: digitizer

E. Delagnes et al., NIM A 787 (2015) 245-249

- Technology: AMS 180 nm
- 16 channels per chip
- Power: 180 mW

Convert



- Embedded ADC
- Digitization done in parallel for the selected cells
- Dedicated comparator for every cell
- Common Gray counter driven by a 1.3 GHz VCO


## SAMPIC: timing performance

E. Delagnes et al., NIM A 787 (2015) 245-249


- Time resolution:
- $<20 \mathrm{ps}$ without time-base correction
- $<5$ ps with time based correction
- 10 ps TDR achieved over $10 \mu$ s difference between pulses


## Systems on chip

- SoC for mobile

- About 80.000 pixels of $50 \mu \mathrm{~m} \times 50 \mu \mathrm{~m}$ in 65 nm


## Mixed-signal noise-1



## Mixed-signal noise-2

- Analog islands surrounded by digital gates

- Most of a typical front-end ASIC is digital
- Low-noise analog and high speed digital can coexist
- Several isolations features offered by modern technologies
- ...but one has to be very careful!


## IR drops and PSRR

- Chip size $\approx 1.2 \mathrm{~cm} \times 1.8 \mathrm{~cm}$



## Robust biasing



- Uniform bias among channels is a critical issue in large chips
- One of the most common failure reason in large IC
- Must be taken into consideration in early design phase


## Pattern density



## An interesting comparison

D. Breton et al., NIM A 629 (2011) 123-132




- Increasing number of applications for timing detectors
- Comparable performance with TDC and waveform sampling
- Trends:
- Higher integration density
- Better time resolution (targeting 10 ps and below)
- TDC already achieve 1 ps resolution
- Electronics resolution of waveform samplers comparable
- The key is at the interplay between the sensor and the very front-end
- ...but it's not only the front-end!
- State-of-the-art ASIC for timing are fairly complex SoCs
- Beware of systems aspects
- Take your time to design them!


## Thank you!

