

UNIVERSITÄT
HEIDELBERG
ZUKUNFT
SEIT 1386

LHCb SciFi 电子学工作进展

Ming Zeng¹, Guanghua Gong¹, Zhenwei Yang¹, Yuanning Gao¹,
Albert Comerma², Xiaoxue Han²

¹Department of Engineering Physics, Tsinghua University

²Physikalisches Institut, Universität Heidelberg

June 28th 2018 @ LHC实验物理分析及探测器升级研讨会, 威海

LHCb Tsinghua Group

- Professors: Yuanning GAO, Zhenwei YANG,
• Ming ZENG, Guanghua GONG
- Postdoc: Adam Davis (Scifi Testbeam Simulation)
- Biplab Dey (CCNU, SciFi Track Reconstruction)
- Ph.D. Students: Yuyan Huang (PACIFIC Quality Assurance System)
- Jirong Cang (SciFi Detector Performance Study)
- Yuyue Gan (PACIFIC Quality Assurance System)
- Mengzhen Wang (SciFi simulation and track reconstruction)
- Liupan An (SciFi simulation and track reconstruction)

SciFi readout electronics (FE)

LHCb Upgrade


Goal: increase statistics by more than $\times 10$

- operate at $2 \times 10^{33} \text{ cm}^{-2} \text{ s}^{-1} \rightarrow 50 \text{ fb}^{-1}$
- triggerless 40 MHz readout

the current Tracking Stations
(Gas Straw Tube Tracker + Silicon Tracker)
replaced by

Scintillating Fibre (SciFi) Tracker


- ✓ fast, high efficiency ($\sim 99\%$)
- ✓ high granularity ($250\mu\text{m}$)
- ✓ high resolution ($< 100\mu\text{m}$)
- ✓ low mass ($< 1\% X_0$ /layer)
- ✓ radiation hardness (up to 35 kGy)



Schematic view of the current LHCb detector

SciFi readout electronics (FE)


- 250 μ m diameter scintillating fibre wound into a 6-layer 2.4m-long **fibre mat**
 - ✓ one end equipped with a **mirror**
 - ✓ read out by 4 \times **SiPM arrays**
- 8 \times **fibre mat** + honeycomb = sandwich-structure 0.5m \times 5m **module**



SciFi readout electronics (FE)

- 128 × modules
- 12 × detector layers (X-U-V-X, 5°)
- 3 × Tracking Stations



- 11,000 km of fibres
- 524k SiPM channels
- ~340m² total active surface



SciFi readout electronics (FE)



1/2 ROB electronics

- Master Board
 - Master GBT → TFC/ ECS distribution
 - Data GBTs → Data serialisation
 - Power supplies
 - Versatile link optical components
- Clusterization board
 - FPGA based Clustering algorithm
 - SCA for slow controls → Clusterization FPGAs and PACIFIC ASICs
- PACIFIC Board
 - Amplifier, shaper, integrator and ADCs, 2b/channel output based on three threshold values
- SiPM: Silicon Photo Multiplier modules
 - 2 arrays of 64 channel avalanche photodiodes



- **<100 μm Resolution (for momentum)**
- **~ 340 m² total active surface**
- **250 μm Scintillating Fiber**
- **524,000 SiPM Channels**
- **PACIFIC – 64 channel SiPM readout ASIC with 16 x 320 MHz digital outputs**
- **> 12,000 Chips needed**
- **> 2,500 Frontend Electronics PACIFIC Boards**


LHCb SciFi Tsinghua Group



➤ LHCb China Group:

- **Re-design SciFi Frontend Electronics Boards**
- **SciFi Readout Electronics (PACIFIC) Quality Assurance System (for chips, and frontend boards)**
- **Manufacturing ALL Frontend Boards (2,500 boards) in China**
- **Testing and calibrating half of PACIFIC ASICs & Frontend Boards**
- **Readout Electronics for Detector Performance Evaluation (> 20 Setups in SciFi Group)**

PACIFIC ASIC




PACIFIC ASIC

PACIFIC a low Power ASIC for the sCIntillating FIbre traCker

- 64-channel current mode input
- configurable fast shaper : minimize spillover
- interleaved gated-integrators per channel: minimize dead time
- 2-bit non-linear digitisation per channel : minimum data for sufficient tracking information
- adjustable input anode DC voltage (4-bit DAC, 50mV/LSB)

power consumption <10mW/channel

CMOS 130nm Technology




V5 PACIFIC:
320MHz SLVS differential output


- MORE THAN
- 10K CHIPS NEEDED

PACIFIC Carrier Board

- 4 × PACIFIC ASICs (196-pin BGA packaged)
- 4 × temperature measurement circuits (voltage divider circuits with NTC , 2 for SiPMs, 2 for the ASICs)
- 4 × SiPM bias voltage measurement circuits (voltage divider circuits)
- 1 × BoardID IC (DS2401 64-bit unique, factory-lasered silicon serial number, no permanent damage up to 140Gy)
<http://radwg.web.cern.ch/RadWG/Pages/showExternal.aspx?GotoUrl=https://twiki.cern.ch/twiki/bin/viewauth/Main/TulliosPreferredPartList>
- 4 × SiPM flex cable connectors (Hirose DF12(3.0)-80DS-0.5V)
- 1 × FMC connector (ASP-134602-01)



front view of the PACIFIC Carrier Board



back view of the PACIFIC Carrier Board



A question raised last month (1)

Daniel's result shown in last SciFi GM meeting

(https://indico.cern.ch/event/721309/contributions/3011775/attachments/1653078/2644967/ElectronicsStatus_0518_SciFiGM.pdf)

different offset of the sampling window across all data output, reduce the sampling window **from 2.4ns to 1.4ns ...**

for each PACIFIC ASIC, calculate the mean



A question raised last month (2)

Together with Wilco and Magali, we checked the routing of the boards :

- we do find some not-optimized routing length on the PACIFIC CLK lines
- the FPGA firmware probably also has some contributions, still under investigation

	PACIFIC Carrier Board (PB)		Cluster Board (CB)		PB+CB
	SYNC routing (mm)	PACIFIC CLK routing (mm)	SYNC routing (mm)	PACIFIC CLK routing (mm)	PACIFIC CLK routing (mm)
ASIC0	35.403	72.142	15.01	100.62	172.762
ASIC1	36.122	59.917	13.27	100.63	160.547
ASIC2	32.245	42.848	13.93	87.27	130.118
ASIC3	37.467	32.794	12.32	91.88	124.674
maximum difference between four ASICs	5.222	39.348	2.69	13.36	48.088

PACIFIC CLK on the master board side , routing difference across all ASICs is < 1mm, too small to be counted in this table


Redesign of PACIFIC Carrier Board

We decided to re-optimize the routing of the PACIFIC Carrier Board

- for a higher production yield
- more strict routing constrains, to gain some margin for the sampling window size
- 4 pairs of PACIFIC Clock lines (CLKIN_0~3) : routing length match < 1mm
- 4 SYNC lines (SYNC_0~3): routing length match < 1mm
- 64 pairs of data lines (DATA_0~3_X) : routing length match <3mm.
- well separate the analog input signals and the output data lines, the CLOCK lines
- from 8-layers to 14-layers
- Calculate impedance for Halogen Free (TU-862HF), and keep thickness 1.7mm







The design has been complete.

For the first 250 PACIFIC Carrier Boards, we will assemble first 10 PCBs, check with the SciFi full electronics (MB+CB) to make sure everything works fine after this optimization.



re-optimised PACIFIC Carrier Board r4


Redesign of PACIFIC Carrier Board



Selection of the production companies

Company	ShenZhen SinoFast Electronics (PCB + Assembly)	ShenZhen Fastprint Circuit Tech (PCB + Assembly)
PCB standard	IPC 600G class 3	
assembly standard	IPC-A-610E CLASS 2	IPC-A-610E CLASS 3
delivery schedule	15 days (10 pcs ~ 2500 pcs)	20 days
On-site QA facilities	<ul style="list-style-type: none"> ✓ AOI for each layer (PCB) ✓ flying probe test: shorts and continuity (PCB) ✓ 3D AOI (assembly) ✓ X-Ray of BGA-packaged components (assembly) ✓ values of all passive component (assembly) ✓ thermal-cycling test (assembly, Fastprint) 	
PROs	<ul style="list-style-type: none"> ✓ same manufacturer for CMS GEM frontend boards 	<ul style="list-style-type: none"> ✓ Largest and first listed company of PCB manufacturer. ✓ thermal-cycling test
CONs	<ul style="list-style-type: none"> ✓ IPC-A-610E CLASS 2 instead of CLASS 3 ✓ thermal-cycling test has to be done at Tsinghua 	<ul style="list-style-type: none"> ✓ longer delivery time

Quality Assurance (QA)



QA functional test setup

- custom designed test DAQ (PACIFICROB)
[fully tested, 3 for Heidelberg (delivered), 3 for Barcelona, 3 for Valencia]
- FMC connector intermedia board [Finished, under test]
simple pin-to-pin adapter PCBs
to avoid broken FMC connectors on the DAQ side due to too many times plug-in and out
- DC power supply (with output 5V/3A at least)
- charge injection board [Finished, under test]
- arbitrary waveform generator
- linux PC

QA setup + procedure verified with the 1420 packaged ASICs last week !



PACIFIC5 Carrier Board

PACIFICROB



test automatically update result to DB



final check the QA test routine



QA test running : 10 ASICs/run , ~100ASICs/hour



finish all ASICs test

LHC SciFi Production Interface


- Readout Box Productions
- Readout Box Components
 - PACIFIC ASIC
 - PACIFIC Boards
- Readout Box Operations
- Quaroses
 - QuarosSystems
 - SiPMs for Quaroses
 - Adapter boards
 - Spiroc FEs
 - Power supply units
 - USBboards
 - Laser mezzanines
 - Spiroc ASICs
 - Upload Quaros files

All results can be found in SciFi Production DB
<https://scifi.physi.uni-heidelberg.de/db/prod/>


Xiaoxue Han (Logout) Hover prev

Inventory	Origin	ID	Arrived	Tested	Location	Dimensions [mm x mm x mm]	Weight [kg]	Material composition	Comment	Initial current [mA]	Configured current [mA]	Failure	Vref	VrefDCFB	Summary report [pdf]	Raw data [.root]	PACIFIC Boards
EPA00002	PI	PACIFICs_Q-Adummy	2018-05-26	2018-06-07						0	0	I2C fails	0	0		rawData_AsicQA_testsystem8_ASICID_PACIFICs_Q-Adummy.root	0
EPA00010		PACIFICs_Q-A2104	2018-05-26	2018-06-07						434.4	511.8	trimDAC fails	27	6	PACIFICs_Q-A2104.pdf	rawData_AsicQA_testsystem8_ASICID_PACIFICs_Q-A2104.root	0
EPA00011	PI	PACIFICs_Q-A2105	2018-05-26	2018-06-07						411	511.8	Working	25	9	PACIFICs_Q-A2105.pdf	rawData_AsicQA_testsystem8_ASICID_PACIFICs_Q-A2105.root	0
EPA00012	PI	PACIFICs_Q-A2106	2018-05-26	2018-06-07						458.8	515	Working	29	9	PACIFICs_Q-A2106.pdf	rawData_AsicQA_testsystem8_ASICID_PACIFICs_Q-A2106.root	0

PACIFIC5q Test Result




configured current core




PACIFIC5q Test Result

DAC Vref




DAC Vref Slope




PACIFIC5q Test Result

DAC VrefDCFB




DAC VrefDCFB Slope




PACIFIC5q Test Result

common threshold slope




local threshold slope




PACIFIC5q Test Result

QA test for 1st batch of packaged PACIFIC5q


DC-Baseline mean of each chip



DC-Baseline std dev of each chip




Baseline range (max-min) of each chip




QA test for 1st batch of packaged PACIFIC5q


DC-level range




DC-level range




QA test for 1st batch of packaged PACIFIC5q



QA test for 1st batch of packaged PACIFIC5q



Production schedule




Thank you!

Questions?

Backup Slides

QA functional tests routine

- 1) power OFF
- 2) mount the Board
- 3) power ON
- 4) read Board ID
- 5) scan ASICs QR




QA functional tests routine

	Step	PAICIFC QA (seconds)	Carrier Board QA (seconds)
0	Time start	6	6
1	Initial current check	13	13
2	I2C check	4	4
3	LDINIT check	<1	<1
4	ERROR1GEN check	<1	<1
5	REFRESH	<1	<1
6	DISACLK check	<1	<1
7	Vref scan	5	\
8	VrefDCFB scan	4	\
9	Configured current check	5	5
10	Charge Injection check	\	100
11	BER test	<1	<1
12	SYNC check	<1	<1
13	Input voltage check	18(per ASIC)	\
14	All threshold DAC scan	57(per ASIC)	\
15	Threshold scan	32	\
16	Threshold scan (Trim DAC)	\	>300
	Total	337(4 ASICs)	>430 (1 Board)

Firmware implementations for QA testbench

- | | | |
|---|-------|--|
| ✓ current sensors (INA219B) controlled by I2C | [YES] | <1s/ASIC |
| ✓ r/w PACIFIC slow control registers | [YES] | <1s/ASIC |
| ✓ variant pattern injection tests | [YES] | <1s/ASIC |
| ✓ resistor ladder circuit readout by external ADCs | [YES] | <1s/ASIC |
| ✓ voltage scans using PACIFIC calibration output readout by external ADCs | [YES] | <30s/ASIC for all 197 DACs of PACIFIC |
| ✓ threshold scans : s-Curve analysis | [YES] | <5s/scan/ASIC with ~600kHz trigger rate
7 scans needed
to determine DC baselines +trimDAC
range |

We can achieve the goal of *<5min/ASIC*



PACIFIC ASIC QA routine

Production plan

- 2,500 × PACIFIC Carrier Boards will produced for the SciFi full detector (20% spare)
- The Carrier Board was optimized.
- Tsinghua University will take responsibility for the mass production
- Mass production companies has been chosen. (Shenzhen Fastprint Circuit Tech).
- Production of 1st batch of boards (10+240 boards) and testing will be finished in July.
- The QA system already test over 1,400 PACIFIC chips, available for mass production.