





LHCb SciFi 电子学工作进展

<u>Ming Zeng</u>¹, Guanghua Gong¹, Zhenwei Yang¹, Yuanning Gao¹, Albert Comerma², Xiaoxue Han²

¹Department of Engineering Physics, Tsinghua University ²Physikalisches Institut, Universität Heidelberg

June 28th 2018 @ LHC实验物理分析及探测器升级研讨会, 威海

LHCb Tsinghua Group

- Professors: Yuanning GAO, Zhenwei YANG,
 - Ming ZENG, Guanghua GONG
- Postdoc: Adam Davis
 (Scifi Testbeam Simulation)
- Biplab Dey (CCNU, SciFi Track Reconstruction)
- Ph.D. Students: Yuyan Huang (PACIFIC Quality Assurance System)
 Jirong Cang (SciFi Detector Performance Study)
 Yuyue Gan (PACIFIC Quality Assurance System)
 Mengzhen Wang (SciFi simulation and track reconstruction)
 Liupan An (SciFi simulation and track reconstruction)

SciFi readout electronics (FE) LHCb Upgrade

Goal: increase statistics by more than ×10

- operate at 2×10^{33} cm⁻² s⁻¹ \rightarrow 50 fb⁻¹
- triggerless 40 MHz readout



SciFi readout electronics (FE)

- 250µm diameter scintillating fibre wound into a 6-layer 2.4m-long fibre mat
 - \checkmark one end equipped with a mirror
 - ✓ read out by $4 \times \text{SiPM}$ arrays
- 8 × fibre mat + honeycomb = sandwich-structure 0.5m × 5m module



SciFi readout electronics (FE)



SciFi readout electronics (FE)

1/2 ROB electronics

- Master Board
 - Master GBT \rightarrow TFC/ ECS distribution
 - Data GBTs \rightarrow Data serialisation
 - Power supplies
 - Versatile link optical components
- Clusterization board
 - FPGA based Clustering algoithm
 - SCA for slow controls → Clusterization FPGAs and PACIFIC ASICs
- PACIFIC Board
 - Amplifier, shaper, integrator and ADCs, 2b/channel output based on three threshold values
- SiPM: Silicon Photo Multiplier modules
 - 2 arrays of 64 channel avalanche photodiodes





- <100 μm Resolution (for momentum)</p>
 - ~ 340 m² total active surface
- 250 μm Scintillating Fiber
- 524,000 SiPM Channels

 \geq

- PACIFIC 64 channel SiPM readout ASIC with 16 x 320 MHz digital outputs
- > 12,000 Chips needed
 - > 2,500 Frontend Electronics PACIFIC Boards

LHCb SciFi Tsinghua Group







> LHCb China Group:

- Re-design SciFi Frontend Electronics Boards
- SciFi Readout Electronics (PACIFIC) Quality Assurance

System (for chips, and frontend boards)

- Manufacturing ALL Frontend Boards (2,500 boards) in China
- Testing and calibrating half of PACIFIC ASICs & Frontend

Boards

Readout Electronics for Detector Performance Evaluation (>

20 Setups in SciFi Group)

PACIFIC ASIC



PACIFIC ASIC

PACIFIC a low Power Asic for the sCIntillating FIbre traCker

- 64-channel current mode input
- configurable fast shaper : minimize spillover

• interleaved gated-integrators per channel: minimize dead time

- 2-bit non-linear digitisation per channel : minimum data for sufficient tracking information
- adjustable input anode DC voltage (4-bit DAC, 50mV/LSB)



power consumption <10mW/channel

CMOS 130nm Technology

PACIFIC Carrier Board

- > $4 \times PACIFIC ASICs$ (196-pin BGA packaged)
- → 4 × temperature measurement circuits (voltage divider circuits with NTC, 2 for SiPMs, 2 for the ASICs)
- \blacktriangleright 4 × SiPM bias voltage measurement circuits (voltage divider circuits)
- 1 × BoardID IC (DS2401 64-bit unique, factory-lasered silicon serial number, no permanent damage up to 140Gy) <u>http://radwg.web.cern.ch/RadWG/Pages/showExternal.aspx?GotoUrl=https://twiki.cern.ch/twiki/bin/viewauth/Main/TulliosPreferredPartList</u>
- > $4 \times$ SiPM flex cable connectors (Hirose DF12(3.0)-80DS-0.5V)
- > $1 \times FMC$ connector (ASP-134602-01)





back view of the PACIFIC Carrier Board

A question raised last month (1)

Daniel's result shown in last SciFi GM meeting

(https://indico.cern.ch/event/721309/contributions/3011775/attachments/1653078/2644967/ElectronicsStatus_0518_SciFiGM.pdf)

different offset of the sampling window across all data output, reduce the sampling window from 2.4ns to 1.4ns ...



A question raised last month (2)

Together with Wilco and Magali, we checked the routing of the boards :

- we do find some not-optimized routing length on the PACIFIC CLK lines
- the FPGA firmware probably also has some contributions, still under investigation

		$\langle \rangle$			
	PACIFIC Carrie	er Board (PB)	Cluster I	Board (CB)	PB+CB
	XX	PACIFIC CLK	SYNC routing	PACIFIC CLK	PACIFIC CLK
	SYNC routing (mm)	routing (mm)	(mm)	routing (mm)	routing (mm)
ASICO	35.403	72.142	15.01	100.62	172.762
ASIC1	36.122	59.917	13.27	100.63	160.547
ASIC2	32.245	42.848	13.93	87.27	130.118
ASIC3	37.467	32.794	12.32	91.88	124.674
maximum difference					
between four ASICs	5.222	39.348	2.69	13.36	48.088
PACIFIC CLK on t	he master board side, rou	iting difference acros	s all ASICs is < 1m	m, too small to be co	unted in this table

Redesign of PACIFIC Carrier Board

We decided to re-optimize the routing of the PACIFIC Carrier Board

- for a higher production yield
- more strict routing constrains, to gain some margin for the sampling window size
- ➢ 4 pairs of PACIFIC Clock lines (CLKIN_0~3) : routing length match < 1mm</p>
- → 4 SYNC lines (SYNC_0~3): routing length match < 1 mm
- → 64 pairs of data lines (DATA_0~3_X) : routing length match <3mm.
- ➢ well seperate the analog input signals and the output data lines, the CLOCK lines
- ➢ from 8-layers to 14-layers
- Calculate impedance for Halogen Free (TU-862HF), and keep thickness 1.7mm



For the first 250 PACIFIC Carrier Boards, we will assemble first 10 PCBs, check with the SciFi full electronics (MB+CB) to make sure everything works fine after this optimization.



re-optimised PACIFIC Carrier Board r4

Redesign of PACIFIC Carrier Board



Selection of the production companies

Company	ShenZhen SinoFast Electronics (PCB + Assembly)	ShenZhen Fastprint Circuit Tech (PCB + Assembly)								
PCB standard	IPC 600G class 3									
assembly standard	IPC-A-610E CLASS 2 IPC-A-610E CLASS 3									
delivery schedule	15 days (10 pcs ~ 2500 pcs)	20 days								
On-site QA facilities	 ✓ AOI for each layer (PCB) ✓ flying probe test: shorts and continuity (PCB) ✓ 3D AOI (assembly) ✓ X-Ray of BGA-packaged components (assembly) ✓ values of all passive component (assembly) ✓ thermal-cycling test (assembly Fastprint) 									
PROs	 ✓ same manufacturer for CMS GEM frontend boards 	 ✓ Largest and first listed company of PCB manufacturer. ✓ thermal-cycling test 								
CONs	 ✓ IPC-A-610E CLASS 2 instead of CLASS 3 ✓ thermal-cycling test has to be done at Tsinghua 	✓ longer delivery time								

Quality Assurance (QA)



QA functional test setup

- custom designed test DAQ (PACIFICROB) [fully tested, 3 for Heidelberg (delivered), 3 for Barcelona, 3 for Valencia]
- ➢ FMC connector intermedia board [Finished, under test] simple pin-to-pin adapter PCBs to avoid broken FMC connectors on the DAQ side due to too many times plug-in and out
- \blacktriangleright DC power supply (with output 5V/3A at least)
- charge injection board [Finished, under test]
- arbitrary waveform generator
- linux PC \triangleright



PACIFIC5 Carrier Board

PACIFICROB



test automatically update result to DB



finish all ASICs test



final check the QA test routine

Heb Production Interface



QA test running : 10 ASICs/run , ~100ASICs/hour

All results can be found in SciFi Production DB

 Readout Box Productions 	Find by Barcode https://scifi.phvsi.uni-heidelberg.de/db/prod/										H	over prev							
- Readout Box Component	s																		
PACIFIC ASICs										New PAC	SIFIC ASI	C (total: 141	0 <u>CSV</u> , <u>SCSV</u>)						
PACIFIC Boards		Show filter																	
Readout Box Operations							Dimensions				Tnitial	Configured				Simmaru			
 Quaroses 	Inventory				Tested	Location	[mm x mm x	Weight	Material	Comment	current	current		Vref		report	Raw data [.root]	PACIFIC	
QuarosSystems							<u>mm]</u>	[Ng]	Composition		<u>[mA]</u>	[mA]				[.pdf]		Dourda	
SiPMs for Quaroses Adapter boards	EPA00009	PI	PACIFIC5_Q- Adummy	2018-05-26	2018-06-07						0	0	I2C fails	0	0		rawData AsicQA testsystem8 ASICID PACIFIC5 Q- Adummy.root 2018-08-07 19:48:46 by Xiaoxue Han	٥	Modify
Spiroc FEs Power supply units USBboards Laser mezzanines Spiroc ASICs Upload Quaros fileses	<u>EPA00010</u>		PACIFIC5_Q- A2104	2018-05-26	2018-06-07						434.4	511.8	trimDAC fails	27	6	PACIFIC5 Q- A2104.pdf 2018-08-07 20:21:10 by Xisoxue Han	rawData AsicOA testsystem8 ASICID PACIFICS Q- A2104 root 2018-06-07 19-48-50 by Xiaosue Han	<u>0</u>	Modify
	<u>EPA00011</u>	PI	PACIFIC5_Q- A2105	2018-05-26	2018-06-07						411	511.8	Working	25	9	PACIFIC5 Q- A2105.pdf 2018-08-07 19:48:55 by Xisoxue Han	rawData AsicOA testsystem8 ASICID PACIFIC5 Q- A2105.rod 2018-9607 19-48-58 by Xiaoxue Han	Q	Modify
	EPA00012	PI	PACIFIC5_Q- A2106	2018-05-26	2018-06-07						458.8	515	Working	29	9	PACIFIC5 Q- A2106.pdf 2018-06-07 19:49:02 by Xiaoxue Han	rawData AsiCOA testsystem8 ASICID PACIFIC5 Q- A2106.rodl 2016-0-07 19.49.05 by Xiaoxue Han	٥	Modify

Xiaoxue Han (Logout)

initial current core h_initial_current_core stuno O500 1420 Entries 439 Mean Std Dev 48.4 400 300 200 100 0_ò 1600 I(mA) 200 400 600 800 1000 1200 1400

configured current core





QA test for 1st batch of packaged PACIFIC5q

QA test for 1st batch of packaged PACIFIC5q

6/14/2018

QA test for 1st batch of packaged PACIFIC5q

QA test for 1st batch of packaged PACIFIC5q

Production schedule

GANTT				2018 packaged ASICs all back (?)																		
	Name	Begin date	e End date	Week 21 5/20/18	Week 22 5/27/18	Week 23 6/3/18	Week 24 6/10/18	Week 25 6/17/18	Week 26 6/24/18	Week 27 7/1/18	Week 28 7/8/18	Week 29 7/15/18	Week 30 7/22/18	Week 31 7/29/18	Week 32 8/5/18	Week 33 8/12/18	Week 34 8/19/18	Week 35 8/26/18	Week 36 9/2/18	Week 37 9/9/18	Week 38 9/16/18	Week 39 9/23/18
Ξ	 first 250 PACIFIC Carrier Board Production 	5/29/18	8/3/18																			
	 optimise the PCB design 	5/29/18	6/14/18				_	7														
	 production of the PCB (250) 	6/18/18	6/29/18							7												
	 assembly 10 for verification 	7/2/18	7/6/18																			
	• QA test of the 10 boards	7/11/18	7/11/18								<u> </u>	7										
	 test with SciFi full-electronics 	7/16/18	7/20/18										7									
	 assembly of all the 240 boards 	7/23/18	7/31/18												7							
	• complete the QA test of all the 240 boards	8/6/18	8/6/18												•							
	 old design PACIFIC Carrier Board + P5q 	6/14/18	6/26/18																			
	 assembly PCB with P5q 	6/14/18	6/20/18						7													
	 complete QA test 	6/26/18	6/26/18																			
	 packaged ASICs all back (?) 	7/2/18	7/2/18							†												
	 QA of the mass production ASICs (100ASICs/hour) 	7/2/18	8/10/18																			
	 commission ASIC QA setup in Barcelona 	7/16/18	7/20/18				_															
	 commision Board QA setup in Valencia 	8/22/18	8/28/18	_															+			
=	 mass production of the PB 	9/3/18	11/23/18	_																		
	• 500 Boards - batch 1	9/3/18	9/28/18																			
	 1000 Boards - batch 2 	10/1/18	10/26/18																			
	• 1000 Boards - batch 3	10/29/18	11/23/18																			

Thank you!

Questions?

LHC实验物理分析及探测器升级研讨会

Backup Slides

LHC实验物理分析及探测器升级研讨会

QA functional tests routine

QA functional tests routine

	Step	PAICIFC QA (seconds)	Carrier Board QA (seconds)	
0	Time start	6	6	
1	Initial current check	13	13	
2	I2C check	4	4	
3	LDINIT check	<1	<1	
4	ERROR1GEN check	<1	<1	
5	REFRESH	<1	<1	
6	DISACLK check	<1	<1	\searrow
7	Vref scan	5	Ν	
8	VrefDCFB scan	4	Ν	
9	Configured current check	5	5	
10	Charge Injection check	1	100	
11	BER test	<1	<1	
12	SYNC check	<1	<1	
13	Input voltage check	18(per ASIC)	Ν	
14	All threshold DAC scan	57(per ASIC)		
15	Threshold scan	32		
16 -	Threshold scan (Trim DAC)	λ	>300	
Total		337(4 ASICs)	>430 (1 Board)	

Firmware implementations for QA testbench

[YES]

<1s/ASIC

- ✓ current sensors (INA219B) controlled by I2C
- ✓ r/w PACIFIC slow control registers
- \checkmark variant pattern injection tests
- ✓ resistor ladder circuit readout by external ADCs [YES
- ✓ voltage scans using PACIFIC calibration output [YES] readout by external ADCs
- \checkmark threshold scans : s-Curve analysis

[YES]<1s/ASIC</th>[YES]<1s/ASIC</td>[YES]<1s/ASIC</td>[YES]<30s/ASIC for all 197 DACs of PACIFIC</td>[YES]<5s/scan/ASIC with ~600kHz trigger rate
7 scans needed
to determine DC baselines +trimDAC
range

We can achieve the goal of *<5min/ASIC*

Production plan

> 2,500 × PACIFIC Carrier Boards will produced for the SciFi full detector (20% spare)

> The Carrier Board was optimized.

> Tsinghua University will take responsibility for the mass production

Mass production companies has been chosen. (Shenzhen Fastprint Circuit Tech).

> Production of 1st batch of boards (10+240 boards) and testing will be finished in July.

> The QA system already test over 1,400 PACIFIC chips, available for mass production.