Introduction to the Pixel MOST2 Project





João Guimarães da Costa





Institute of High Energy Physics Chinese Academy of Sciences

IHEP, 07 June 2018



Development and verification of key technologies for high-energy Circular Electron Positron Collider



Verification of technologies in three fronts:

- Accelerator: Several prototypes will be produced (low-field magnets, vacuum chambers, electrostatic separator
- Calorimeter: High-granularity hadronic calorimeter prototype based on Scintillator+SiPM technology
- Pixel detector: This project



Research team from China

Total members: 51, average age is 39



Pixel Task

Task 2: HEP	
SDU	18 people
NJU	8 PhD. 6
NWU	





Master



Funding from MOST

	Requested M元	Granted M元	Granted M\$USD	
Task 1: Accelerator	10	9.74	1.5	
Task 2: Pixel	12	12	1.9	Additional sources of funding required
Task 3: Calorimeter	10	9.71	1.5	
Total	32	31.45	4.9	Funds do not include salaries for staff, but include a small amount for postdocs



and students

MOST — Pixel project requirements

indicators through test beam

- Spatial resolution is 3-5 microns (μ m); — Design a silicon detector with 1MRad Total ionization dose;

Interpretation of what consists a prototype was very much left open

Spatial resolution requirement ambiguous: point resolution, or track resolution

— Complete the prototype of inner silicon track detector, verify the main design





Vertex Detector Performance Requirements

Efficient identification of heavy quarks (b/c) and T leptons



Intrinsic resolution of vertex detector

	Specs	Consequences	
Single point resolution near IP:	< 3 µm	High granularity	
First layer close to beam pipe:	r ~ 1.6 cm		
Material budget/layer:	≤ 0.15%X₀	Low power consumption, < 50 mW/cm ² for air cooling	
Detector occupancy:	≤ 1%	High granularity and short readout time (< 20 µs)	

Resolution effects due to multiple scattering

Dominant for low-p_T tracks

Target: A High granularity; A Fast readout; A Low power dissipation; A Light structure



htinuous eration mode



Baseline Pixel Detector Layout



		R(mm)	z (mm)	$ cos \theta $	$\sigma(\mu m)$	Readout tin
Ladder	Layer 1	16	62.5	0.97	2.8	20
1	Layer 2	18	62.5	0.96	6	1-10
_adder	Layer 3	37	125.0	0.96	4	20
2	Layer 4	39	125.0	0.95	4	20
_adder	Layer 5	58	125.0	0.91	4	20
3	Layer 6	60	125.0	0.90	4	20

3-layers of double-sided pixel sensors



+ ILD-like layout + Innermost layer: $\sigma_{SP} = 2.8 \ \mu m$ + Polar angle $\theta \sim 15$ degrees

Implemented in GEANT4 simulation framework (MOKKA)



- low cost ...





Silicon Vertex Detector Prototype – MOST (2018–2023) Sensor technology CMOS TowerJazz

Design sensor with large area and high resolution
Integration of front-end electronic on sensor chip

Benefit from MOST 1 research program





Baseline MOST2 goal: 3-layer prototype

Default layout requires different size ladders

Keep it simple for baseline design

3-layers same size same chip Goals: 1 MRad TID 3-5µm SP resolution

Integrate electronics readout

Design and produce light and rigid support structures





Silicon Vertex Detector Prototype – MOST (2018–2023)

Extended goals if manpower and technical knowledge available Get closer to a real detector prototype

3-layer sector with multiple ladders per layer Requires study/simulation of new layout







Full mechanical prototype with subset of ladders instrumented/readout

International Collaboration welcome





Major Components of the Project

- Study of detector layout and mechanics ==> simulation
- CMOS sensor development (3 MPW and 1 engineering run)
- Lightweight ladder design
- Overall mechanical structure and support
 - Shipping enclosures
- MPW sensors test readout electronics
- Ladder readout electronics
- DAQ system
- Testing
- Sensor irradiation and testing
 - Final test beam testing
- Writing documentation



Year	task	Assessment indicator	outcome
2018. 05 2019. 04	Task2 The mechanical support structure of the detector module and the prototype machine is preliminarily designed. The design of the front-end electronics in the sensor pixel, the preliminary design of the radiation resistance circuit device and the peripheral readout circuit of the chip are designed, and the multi project silicon wafer (MPW) flow sheet for the first sensor is submitted. The readout circuit board and data acquisition system of MPW chip are developed. In the aspect of detector system, the assembly process of detector module is formulated.	 complete the preliminary design report of the detector module structure. complete the preliminary design of the main functional modules of the sensor chip (the pixel unit of sensor and the readout module of the periphery of the chip, etc.), and complete the design report of the first sensor flow sheet 	Annual report



Task2

The overall support structure of the detector is 2019. refined, the engineering drawing of the structure is drawn and the structure of the 04 module is started. The first MPW chip is tested to verify its function, including the initial small dose radiation test, the integration of the pixel array and the 2020. peripheral readout circuit, and second Sub multiple wafer (MPW) wafer processing; the 04 design of the readout electronics and data acquisition system for the detector module is started.

1. complete the preliminary design of all the functional modules on the sensor chip, and integrate the design of the functional modules to complete the design report of the second sensor chips.

2. a read-out electronics and data acquisition system for single sensor chip is developed. The first MPW chip sensor chip is tested and the test report is completed.

3. complete the preliminary design report of the readout electronics and data acquisition system of the detector module composed of multiple sensors.

Mid-term report



		I	
2020. 04 2021	Task2 The structure sample of the detector module unit is processed and completed; the second MPW chip is fully tested (including a large dose of radiation test) to verify its functionality. According to the test results, the design of the peripheral digital circuit is	 the structure sample of the detector unit module is developed. complete the design of the full function sensor chip and complete the 	Annual report
0/	optimized, the circuit of the front end	design report.	
04	amplifier in the pixel is corrected, the design of the radiation resistance circuit device is		
	optimized, and the design of the function of each module is integrated, and third multiple	3. complete the second chip test of the MPW chip	
	project wafer (MPW) flow sheets are	and complete the test	
	out after processing; the design of large area and all is designed. The functional sensor		
	chip is prepared for large batch of engineering	4. complete the preliminary	
	batch, and the data acquisition system for the read-out electronics of the whole machine	design report of the readout electronics and data	
	system is designed.	acquisition system for the prototype of the detector prototype.	



Task2

- 2021. At the beginning of fourth, the silicon processing of large area and full fur 04 sensor chip was carried out. After completion of the processing, the engine batch chip was tested comprehensively.
- Processing the whole support structure of the 2022. detector prototype; assembling and installing the prototype of the detector; developing and 04 debugging the data acquisition system of the prototype.

Wa	afer
nci	tion
r	the
eeı	ring

complete the design report of the prototype support structure of the detector prototype, and develop whole the prototype of the detector before the end of the year.

full complete the 2. function sensor chip test and complete the test report.

3. develop data a acquisition system for the prototype of the detector.

Annual report



2022. Task2

At the beginning of the fifth year, the 04 assembly and debugging of the prototype machine were completed, the number of beam experiments were taken and the data were analyzed, and the key parameters such as the 2023. spatial resolution of the prototype machine were measured. Publish the test results and 04 finish the task final report.

1. complete the assembly and debugging of the prototype machine.

beam 2. through the experiment, the key parameters such as spatial resolution of the detector Specific measured. are indicators in accordance with the task objectives, results and assessment indicators table rules

1. final Report

2. test report and expert review and acceptance of the prototype detector.

3. paper





Project Assessment

+				
No.	Report type	number	Submit time	public
1	Final report	1	2023.04	public
2	Annual report	3	2019.04, 2021.04,	public
			2022.04	
3	Mid-term report	1	2020.04	public
4	CEPC detector	1	2023.04	public
	design and test			
	report			



EXTRA SLIDES



Silicon Tracker Detector – Baseline **SET:** r = ~1.8 m



CDR: Chapter 5

Not much R&D done so far

Sensor technology

1. Microstrip sensors 2. Large CMOS pixel sensors (CPS)

Power and Cooling

- **1. DC/DC converters**
- 2. Investigate air cooling

ETD: z = ~2.4 m









CDR: Chapter 10 Beam induced backgrounds in the Vertex Detector

Various sources of background studied with MC simulation:

- **Radiative Bhabha scattering**
- **Beam-beam interactions**
- Synchrotron radiation
- **Beam-gas interactions**

Higgs operation $(E_{cm} = 240 \text{ GeV})$

Rates at the inner layer (16 mm): Hit density: ~2.5 hits/cm²/BX 2.5 MRad/year TID: 10^{12} 1MeV $n_{eq}/(cm^2 year)$ NIEL:

(Safety factors of 10 applied)



Studies for new configuration being finalized







Performance studies: Impact parameter resolution

Transverse impact parameter resolution for single muons









Performance studies: Material budget

Transverse impact parameter resolution for single muons



Requirement

CDR: Chapter 4

Baseline includes very small material budget for beam pipe, sensor layers and supports ≤ **0.15%X**₀

× 2 more material 20% resolution degradation

Impact parameter resolution goal achievable but only with low material budget













Performance studies: Pixel size

Transverse impact parameter resolution for single muons



CDR: Chapter 4

50% single point resolution degradation

50% impact parameter resolution degradation (for high-pt tracks)

Minimum degradation for low-pt tracks (dominated by multiple scattering)

Target **Baseline** p = 10 GeVp = 100 GeVBaseline



Performance studies: Distance to IP

Transverse impact parameter resolution for single muons



CDR: Chapter 4





Current R&D activities

Initial sensor R&D targeting:

	Specs		Observations	
Single point resolution near IF	P: < 3-5 μm		Need improvement	
Power consumption:	< 100 mW/cm ²	Need to	continue trying to lower factor of 2	by a
Integration readout time:	< 10-100 µs	100 µs Need 1 µs for final detector		
sors technologies:				
	Process		Observatior	IS
CMOS pixel sensor (CPS)	TowerJazz CIS 0.18	μm	Founded by MOST	and IH
SOI pixel sensor	LAPIS 0.2 µm		Funded by NS	SFC
ry out the pixel circuit simulati letion type, and try to improve	on and optimization, i the ratio between sig	n order to nal and n	o achieve a CPS design wi oise;	ith a sı

• Se

	Specs	Observations
Single point resolution near IP:	< 3-5 μm	Need improvement
Power consumption:	< 100 mW/cm ²	Need to continue trying to lower by a factor of 2
Integration readout time:	< 10-100 µs	Need 1 µs for final detector
sors technologies:		
	Process	Observations
CMOS pixel sensor (CPS)	TowerJazz CIS 0.18	Founded by MOST and IH
SOI pixel sensor	LAPIS 0.2 µm	Funded by NSFC
ry out the pixel circuit simulation letion type, and try to improve t	n and optimization, i he ratio between sig	n order to achieve a CPS design with a si nal and noise;

- Focus on the small pixel unit design, reduce the power consumption and improve readout speed;











CMOS Pixel Sensor (CPS) R&D Activities

Y.Zhang, et al, NIMA 831(2016)99-104 • Sensor design & TCAD simulation

– Different sensor diode geometries, epitaxial-layer properties and radiation damage

First submission in Nov. 2015 \bullet

- Y. Zhang, Y.Zhou, et al
- Exploratory prototype, analog pixel, rolling shutter readout mode Sensor optimization and radiation tolerance study sensing node AC-coupled to increase biased voltage
- Second submission in May 2017
 - Tow prototypes with digital pixels (in-pixel discriminator) Tow different readout schemes: rolling shutter & asynchronous

Design goals

Spatial resolution 5 µm Integration time $< 10 \ \mu s$ Power consumption $< 80 \text{mW/cm}^2$









First CPS prototype characterization

Test system being developed •

Prototype analog readout \rightarrow Daughter-board \rightarrow ADC sampling by mother-board

- ADC debugging in progress



 Two versions of daughter-board designed and fabricated Single analog readout channel verified with oscilloscope



Second CPS submission: Rolling-shutter mode



Two different pixel versions:

- Pixel size: $22\mu m \times 22\mu m$ $\rightarrow 65\%$ of ASTRAL chip
- Same amount of transistors;
- Offset cancellation technique;
- Version 2 has higher signal gain, but suffers "more" from "Latch" input voltage distortion.



Chip features:

- $3 \times 3.3 \text{ mm}^2$
- 96×112 pixels with 8 sub-matrix
- Processing speed: 11.2μ s/frame with 100 ns/row
- Output data speed: 160 MHz
- Power: 3.7µA/pixel (14.4 mW/cm² @pixel matrix)



Second CPS submission: Asynchronous mode

Y. Zhang (IHEP) & P.Yang (CCNU)

front-end I: Same structure as ALPIDE chip **front-end II:** CSA based front-end circuit

- ENC: 8 e⁻
- Power cons.: 61 nA/pixel
- Threshold: 140 e⁻
- Peaking time < 1 us
- Pulse duration < 3 μ s



- Pixel size: $25 \times 25 \ \mu m^2$
- ENC: 24 e⁻

- Power cons.: 50 nW/pixel (8 mW/cm² @pixel matrix)

- Threshold: 170 e⁻
- Peaking time < 500 ns @ Qin < 1.5 ke⁻
- Pulse duration < 9.4 μ s @ Qin < 1.5 ke⁻
- \succ 3.2 \times 3.7 mm²
- > 128×64 pixels
- > Integration time: $< 5 \,\mu s/10 \,\mu s$
- Power consumption: < 80 mW/cm²
- Chip periphery
 - Band gap
 - Voltage DAC
 - Current DAC
 - Matrix configuration
 - LVDS
 - Custom designed PADs



SO pixel sensor R&D activities

First submission (CPV1) in June 2015

- 16*16 μm with in-pixel-discrimination
- Double-SOI process for shielding and radiation enhancement

Second submission (CPV2) in June 2016

- In-pixel CDS stage inserted
- To improve RTC and FPN noise
- To replace the charge injection threshold

<u>CPV2 performance</u>

- *Thinned down to 75um thick*
- *Temporal noise ~6e⁻*
- Threshold dispersion (FPN) ~114e⁻
- Single point resolution measurement under infrared laser beam

Y. Lu (IHEP)

Y. Lu & Y.Zhou (IHEP)





Standard Pixel Sensor imaging Process (Tower)

CMOS 180nm



- High-resistivity (> 1k Ω cm) p-type epitaxial layer (18 μ m to 30 μ m) on p-type substrate
- Deep PWELL shielding NWELL allowing PMOS transistors (full CMOS within active area)
- Small n-well diode (2 µm diameter), ~100 times smaller than pixel => low capacitance (2fF) => large S/N
- Reverse bias can be applied to the substrate to increase the depletion volume around the NWELL collection diode and further reduce sensor capacitance for better analog performance at lower power

W. Snoeys, CEPC Workshop, Beijing, Nov 7, 2017



ALPIDE CMOS Pixel Sensor

92

90

86

		(шп	8
	ALPIDE	Resolution (7
Pixel dimensions	26.9 µm × 29.2 µm		
Spatial resolution	~ 5 µm		3
Time resolution	5-10 µs		
Hit rate	~ 104/mm²/s		0 100
^D ower consumption	< ~20-35 mW/cm ²	iciency (%)	98
Radiation tolerance	300kRad 2×10 ¹² 1 MeV n _{eq} /cm ²	etection Eff	96 94 94 94

Almost OK specifications

Need lower resolution Higer radiation tolerance





ATLAS Modified TowerJazz process

Standard process

•





Modified process

No significant circuit or layout changes required

DOI 10.1016/j.nima.2017.07.046

Irradiation tests: 1×10¹⁵ n_{eq}/cm²

Improvement of radiation tolerance by at least one order of magnitude

W. Snoeys, CEPC Workshop, Beijing, Nov 7, 2017 ³²











Ministry of Science and Technology – Funding Requests

• MOST 1 – Funding

- SJTU, IHEP, THU, USTC, Huazhong Univ
- Silicon pixel detector ASIC chip design
- Time projection chamber detector
- Electromagnetic and hadrons calorimeter
 - High-granularity ECAL
 - Large area compact HCAL
- Large momentum range particle identification Cherenkov detector

• MOST 2 – funding

- SJTU, IHEP, USTC, Shandong U., Northwestern Tech. University
- Pixel detector prototype
- Hadronic calorimeter prototype



Ministry of Science and Technology – MOST 1

• Vertex detector

- Use 180 nm process
- Carry out the pixel circuit simulation and optimization, in order to achieve a CPS design with a small pixel depletion type, and try to improve the ratio between signal and noise;
- Focus on the small pixel unit design, reduce the power consumption and improve readout speed;
- Parameters:
 - spatial resolution to be better than 5 microns
 - integrated time to be 10–100 microseconds
 - power consumption of about 100 mW/cm^2 .