


Introduction to the Pixel MOST2 Project





João Guimarães da Costa



中国科学院高能物理研究所
Institute of High Energy Physics
Chinese Academy of Sciences

IHEP, 07 June 2018

Development and verification of key technologies for high-energy Circular Electron Positron Collider




Verification of technologies in three fronts:

- Accelerator: Several prototypes will be produced (low-field magnets, vacuum chambers, electrostatic separator)
- Calorimeter: High-granularity hadronic calorimeter prototype based on Scintillator+SiPM technology
- Pixel detector: This project


Research team from China

Total members: 51, average age is 39

Member's title



Member's age



Pixel Task

Task 2: HEP
SDU
NJU
NWU


18 people
8 PhD, 6 Master

Task 1: IHEP

Task 3: USTC
IHEP
SJTU

Funding from MOST

	Requested M元	Granted M元	Granted M\$USD
Task 1: Accelerator	10	9.74	1.5
Task 2: Pixel	12	12	1.9
Task 3: Calorimeter	10	9.71	1.5
Total	32	31.45	4.9



Additional sources of funding required

Funds do not include salaries for staff, but include a small amount for postdocs and students

MOST — Pixel project requirements

- Complete the prototype of inner silicon track detector, verify the main design indicators through test beam**
 - Spatial resolution is 3–5 microns (μm);**
 - Design a silicon detector with 1MRad Total ionization dose;**

Interpretation of what consists a prototype was very much left open

Spatial resolution requirement ambiguous: point resolution, or track resolution

Vertex Detector Performance Requirements

Efficient identification of heavy quarks (b/c) and τ leptons

$$\sigma_{r\phi} = 5 \oplus \frac{10}{p(\text{GeV}) \sin^{3/2} \theta} (\mu\text{m})$$

Intrinsic resolution
of vertex detector

Resolution effects due to
multiple scattering



Dominant for
low- p_T tracks

	Specs	Consequences	
Single point resolution near IP:	< 3 μm	High granularity	
First layer close to beam pipe:	$r \sim 1.6 \text{ cm}$		
Material budget/layer:	$\leq 0.15\% X_0$	Low power consumption, < 50 mW/cm ² for air cooling	Continuous operation mode
Detector occupancy:	$\leq 1\%$	High granularity and short readout time (< 20 μs)	

Target: ❁ High granularity; ❁ Fast readout; ❁ Low power dissipation; ❁ Light structure

Baseline Pixel Detector Layout


3-layers of double-sided pixel sensors



- ◆ ILD-like layout
- ◆ Innermost layer: $\sigma_{SP} = 2.8 \mu\text{m}$
- ◆ Polar angle $\theta \sim 15$ degrees

Implemented in GEANT4 simulation framework (MOKKA)

CMOS pixel sensor (MAPS)



Integrated sensor and readout electronics on the same silicon bulk with **“standard” CMOS process**:

- low material budget,
- low power consumption,
- low cost ...


Ladder 1
Ladder 2
Ladder 3

	$R(mm)$	$ z (mm)$	$ \cos\theta $	$\sigma(\mu m)$	Readout time(us)
Layer 1	16	62.5	0.97	2.8	20
Layer 2	18	62.5	0.96	6	1-10
Layer 3	37	125.0	0.96	4	20
Layer 4	39	125.0	0.95	4	20
Layer 5	58	125.0	0.91	4	20
Layer 6	60	125.0	0.90	4	20

Silicon Vertex Detector **Prototype** – MOST (2018–2023)

Sensor technology CMOS TowerJazz

- ✦ Design sensor with large area and high resolution
- ✦ Integration of front-end electronic on sensor chip



Benefit from MOST 1 research program

Double sided ladder




62.5 mm

Layer 1 (11 mm x 62.5 mm)
Chip size: 11 mm X 20.8 mm

3 X 2 layer = 6 chips

3-layer sector



Baseline MOST2 goal:
3-layer prototype

Default layout requires different size ladders

Keep it simple for baseline design

L1

L2

L3

3-layers
same size
same chip

Goals:

1 MRad TID

3-5 μ m SP resolution

Integrate electronics
readout

Design and produce
light and rigid
support structures

Silicon Vertex Detector Prototype – MOST (2018–2023)

Extended goals if manpower and technical knowledge available
Get closer to a real detector prototype

Double sided ladder

Layers 2 and 3 (22 mm x 125 mm)
Chip size: 11 mm X 20.8 mm




125 mm


6 X 2 layer = 12 chips

**3-layer sector
with multiple ladders per layer**

Requires study/simulation of new layout



**Full mechanical prototype
with subset of ladders instrumented/readout**



**International
Collaboration
welcome**

Major Components of the Project

- **Study of detector layout and mechanics ==> simulation**
- **CMOS sensor development (3 MPW and 1 engineering run)**
- **Lightweight ladder design**
- **Overall mechanical structure and support**
 - **Shipping enclosures**
- **MPW sensors test readout electronics**
- **Ladder readout electronics**
- **DAQ system**
- **Testing**
 - **Sensor irradiation and testing**
 - **Final test beam testing**
- **Writing documentation**

Schedule — Year 1

Year	task	Assessment indicator	outcome
<p>2018. 05</p> <p> </p> <p>2019. 04</p>	<p>Task2</p> <p>The mechanical support structure of the detector module and the prototype machine is preliminarily designed.</p> <p>The design of the front-end electronics in the sensor pixel, the preliminary design of the radiation resistance circuit device and the peripheral readout circuit of the chip are designed, and the multi project silicon wafer (MPW) flow sheet for the first sensor is submitted.</p> <p>The readout circuit board and data acquisition system of MPW chip are developed.</p> <p>In the aspect of detector system, the assembly process of detector module is formulated.</p>	<p>1. complete the preliminary design report of the detector module structure.</p> <p>2. complete the preliminary design of the main functional modules of the sensor chip (the pixel unit of sensor and the readout module of the periphery of the chip, etc.), and complete the design report of the first sensor flow sheet</p>	<p>Annual report</p>

Schedule — Year 2

<p>2019. 04</p> <p> </p> <p>2020. 04</p>	<p>Task2</p> <p>The overall support structure of the detector is refined, the engineering drawing of the structure is drawn and the structure of the module is started. The first MPW chip is tested to verify its function, including the initial small dose radiation test, the integration of the pixel array and the peripheral readout circuit, and second Sub multiple wafer (MPW) wafer processing; the design of the readout electronics and data acquisition system for the detector module is started.</p>	<ol style="list-style-type: none"> 1. complete the preliminary design of all the functional modules on the sensor chip, and integrate the design of the functional modules to complete the design report of the second sensor chips. 2. a read-out electronics and data acquisition system for single sensor chip is developed. The first MPW chip sensor chip is tested and the test report is completed. 3. complete the preliminary design report of the readout electronics and data acquisition system of the detector module composed of multiple sensors. 	<p>Mid-term report</p>
--	--	---	------------------------

Schedule — Year 3

<p>2020. 04 </p>	<p>Task2 The structure sample of the detector module unit is processed and completed; the second MPW chip is fully tested (including a large dose of radiation test) to verify its functionality. According to the test results,</p>	<p>1. the structure sample of the detector unit module is developed.</p>	<p>Annual report</p>
<p>2021. 04</p>	<p>the design of the peripheral digital circuit is optimized, the circuit of the front end amplifier in the pixel is corrected, the design of the radiation resistance circuit device is optimized, and the design of the function of each module is integrated, and third multiple project wafer (MPW) flow sheets are submitted and the fast verifying test is carried out after processing; the design of large area and all is designed. The functional sensor chip is prepared for large batch of engineering batch, and the data acquisition system for the read-out electronics of the whole machine system is designed.</p>	<p>2. complete the design of the full function sensor chip and complete the design report. 3. complete the second chip test of the MPW chip and complete the test report. 4. complete the preliminary design report of the readout electronics and data acquisition system for the prototype of the detector prototype.</p>	

Schedule — Year 4

<p>2021. 04</p> <p> </p>	<p>Task2</p> <p>At the beginning of fourth, the silicon wafer processing of large area and full function sensor chip was carried out. After the completion of the processing, the engineering batch chip was tested comprehensively.</p>	<p>1. complete the design report of the prototype support structure of the detector prototype, and develop the whole prototype of the detector before the end of the year.</p>	<p>Annual report</p>
<p>2022. 04</p>	<p>Processing the whole support structure of the detector prototype; assembling and installing the prototype of the detector; developing and debugging the data acquisition system of the prototype.</p>	<p>2. complete the full function sensor chip test and complete the test report.</p> <p>3. develop a data acquisition system for the prototype of the detector.</p>	

Schedule — Year 4

<p>2022. 04</p> <p> </p> <p>2023. 04</p>	<p>Task2</p> <p>At the beginning of the fifth year, the assembly and debugging of the prototype machine were completed, the number of beam experiments were taken and the data were analyzed, and the key parameters such as the spatial resolution of the prototype machine were measured. Publish the test results and finish the task final report.</p>	<p>1. complete the assembly and debugging of the prototype machine.</p> <p>2. through the beam experiment, the key parameters such as spatial resolution of the detector are measured. Specific indicators in accordance with the task objectives, results and assessment indicators table rules</p>	<p>1. final Report</p> <p>2. test report and expert review and acceptance of the prototype detector.</p> <p>3. paper</p>
--	--	--	--

Project Assessment

No.	Report type	number	Submit time	public
1	Final report	1	2023.04	public
2	Annual report	3	2019.04, 2021.04, 2022.04	public
3	Mid-term report	1	2020.04	public
4	CEPC detector design and test report	1	2023.04	public

EXTRA SLIDES

Silicon Tracker Detector – Baseline

SET: $r = \sim 1.8$ m

CDR: Chapter 5


Not much R&D done so far

TPC

Tracker material budget/layer:
 $\sim 0.50-0.56\% X/X_0$

SIT

VTX




Sensor technology

- 1. Microstrip sensors
- 2. Large CMOS pixel sensors (CPS)

Power and Cooling

- 1. DC/DC converters
- 2. Investigate air cooling




Total Silicon area ~ 68 m²

ETD: $z = \sim 2.4$ m

Beam induced backgrounds in the Vertex Detector

Various sources of background studied with MC simulation:

- Radiative Bhabha scattering
- Beam-beam interactions
- Synchrotron radiation
- Beam-gas interactions



Studies for new configuration being finalized

Higgs operation ($E_{cm} = 240$ GeV)



Rates at the inner layer (16 mm):

Hit density: ~ 2.5 hits/cm²/BX

TID: 2.5 MRad/year


NIEL: 10^{12} 1MeV n_{eq} /(cm² year)

(Safety factors of 10 applied)



Performance studies: Impact parameter resolution

Transverse impact parameter resolution for single muons




Requirement

5 μm

Impact parameter resolution goal achievable with current design

Performance studies: Material budget

Transverse impact parameter resolution for single muons



Baseline includes very small material budget for beam pipe, sensor layers and supports $\leq 0.15\%X_0$

× 2 more material




20% resolution degradation

Impact parameter resolution goal achievable but only with low material budget

Performance studies: Pixel size

Transverse impact parameter resolution for single muons



50% single point resolution degradation




50% impact parameter resolution degradation (for high-pt tracks)

Minimum degradation for low-pt tracks (dominated by multiple scattering)

Target Baseline $p = 10 \text{ GeV}$
 Baseline $p = 100 \text{ GeV}$

Performance studies: Distance to IP

Transverse impact parameter resolution for single muons



Baseline

Target

Impact parameter resolution
affected for low-pt tracks

Current R&D activities

- Initial sensor R&D targeting:

	Specs	Observations
Single point resolution near IP:	< 3-5 μm	Need improvement
Power consumption:	< 100 mW/cm ²	Need to continue trying to lower by a factor of 2
Integration readout time:	< 10-100 μs	Need 1 μs for final detector

- Sensors technologies:

	Process	Observations
CMOS pixel sensor (CPS)	TowerJazz CIS 0.18 μm	Founded by MOST and IHEP
SOI pixel sensor	LAPIS 0.2 μm	Funded by NSFC


- Carry out the pixel circuit simulation and optimization, in order to achieve a CPS design with a small pixel depletion type, and try to improve the ratio between signal and noise;
- Focus on the small pixel unit design, reduce the power consumption and improve readout speed;

CMOS Pixel Sensor (CPS) R&D Activities

- **Sensor design & TCAD simulation**

Y.Zhang, et al, NIMA 831(2016)99-104


- Different sensor diode geometries, epitaxial-layer properties and radiation damage



- **First submission in Nov. 2015**

Y. Zhang, Y.Zhou, et al

- Exploratory prototype, analog pixel, rolling shutter readout mode
- **Sensor optimization** and radiation tolerance study
- sensing node AC-coupled to increase biased voltage





- **Second submission in May 2017**

- Tow prototypes with **digital pixels** (in-pixel discriminator)
- Tow different readout schemes: **rolling shutter** & **asynchronous**

Design goals

Spatial resolution $5 \mu m$
Integration time $< 10 \mu s$
Power consumption $< 80 mW/cm^2$





chip returned from the foundry

First CPS prototype characterization

- **Test system being developed**

Prototype analog readout → Daughter-board → ADC sampling by mother-board


- Two versions of daughter-board designed and fabricated
- Single analog readout channel verified with oscilloscope
- ADC debugging in progress



WANG Ke, WANG Na et al.

SHI Xin, Kiuchi Ryuta et al.


Second CPS submission: Rolling-shutter mode



IHEP logo

Analogue out buffer (×8)

Y. Zhou (IHEP)



Two different pixel versions:

- Pixel size: $22\mu\text{m} \times 22\mu\text{m}$
→ 65% of ASTRAL chip
- Same amount of transistors;
- Offset cancellation technique;
- Version 2 has higher signal gain, but suffers “more” from “Latch” input voltage distortion.

Chip features:

- $3 \times 3.3 \text{ mm}^2$
- 96×112 pixels with 8 sub-matrix
- Processing speed: $11.2\mu\text{s}/\text{frame}$ with $100 \text{ ns}/\text{row}$
- Output data speed: 160 MHz
- Power: $3.7\mu\text{A}/\text{pixel}$ ($14.4 \text{ mW}/\text{cm}^2$ @pixel matrix)

Second CPS submission: Asynchronous mode


Y. Zhang (IHEP) & P. Yang (CCNU)

front-end I: Same structure as ALPIDE chip

- ENC: $8 e^-$
- Power cons.: 61 nA/pixel
- Threshold: $140 e^-$
- Peaking time $< 1 \mu s$
- Pulse duration $< 3 \mu s$

front-end II: CSA based front-end circuit

- Pixel size: $25 \times 25 \mu m^2$
- ENC: $24 e^-$
- Power cons.: 50 nW/pixel (8 mW/cm^2 @pixel matrix)
- Threshold: $170 e^-$
- Peaking time $< 500 \text{ ns}$ @ $Q_{in} < 1.5 \text{ ke}^-$
- Pulse duration $< 9.4 \mu s$ @ $Q_{in} < 1.5 \text{ ke}^-$



- $3.2 \times 3.7 \text{ mm}^2$
- 128×64 pixels
- Integration time: $< 5 \mu s / 10 \mu s$
- Power consumption: $< 80 \text{ mW/cm}^2$
- Chip periphery
 - Band gap
 - Voltage DAC
 - Current DAC
 - Matrix configuration
 - LVDS
 - Custom designed PADs

SOI pixel sensor R&D activities

- **First submission (CPV1) in June 2015**

Y. Lu (IHEP)

- 16*16 μm with in-pixel-discrimination
- Double-SOI process for shielding and radiation enhancement


- **Second submission (CPV2) in June 2016**

Y. Lu & Y.Zhou (IHEP)

- In-pixel CDS stage inserted
- To improve RTC and FPN noise
- To replace the charge injection threshold



CPV2 performance

- Thinned down to 75 μm thick
- Temporal noise $\sim 6e^-$
- Threshold dispersion (FPN) $\sim 114e^-$
- Single point resolution measurement under infrared laser beam



Standard Pixel Sensor imaging Process (TowerJazz)

CMOS 180nm
3 nm thin gate oxide, 6 metal layers



- High-resistivity ($> 1\text{k}\Omega\text{ cm}$) p-type epitaxial layer ($18\ \mu\text{m}$ to $30\ \mu\text{m}$) on p-type substrate
- Deep PWELL shielding NWELL allowing PMOS transistors (full CMOS within active area)
- Small n-well diode ($2\ \mu\text{m}$ diameter), ~ 100 times smaller than pixel \Rightarrow low capacitance (2fF) \Rightarrow large S/N
- Reverse bias can be applied to the substrate to increase the depletion volume around the NWELL collection diode and further reduce sensor capacitance for better analog performance at lower power

ALPIDE CMOS Pixel Sensor

ALPIDE

Pixel dimensions

26.9 μm \times 29.2 μm

Spatial resolution

$\sim 5 \mu\text{m}$

Time resolution

5-10 μs

Hit rate

$\sim 10^4/\text{mm}^2/\text{s}$

Power consumption

$< \sim 20\text{-}35 \text{ mW}/\text{cm}^2$



Radiation tolerance

300kRad
 $2 \times 10^{12} \text{ 1 MeV } n_{\text{eq}}/\text{cm}^2$

Almost OK specifications


Need lower resolution

Higer radiation tolerance



ATLAS Modified TowerJazz process


Standard process



- Reverse bias to increase depletion volume (-6 V, the sensor is not fully depleted)

Modified process

- Adding a planar n-type implant significantly improves depletion under deep PWELL



- Possibility to fully deplete sensing volume
- No significant circuit or layout changes required

W. Snoeys et al.
DOI 10.1016/j.nima.2017.07.046

Irradiation tests: $1 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$

Improvement of radiation tolerance by at least one order of magnitude

Ministry of Science and Technology – Funding Requests

- **MOST 1 – Funding**

- SJTU, IHEP, THU, USTC, Huazhong Univ
- **Silicon pixel detector ASIC chip design**
- Time projection chamber detector
- Electromagnetic and hadrons calorimeter
 - High-granularity ECAL
 - Large area compact HCAL
- Large momentum range particle identification Cherenkov detector

- **MOST 2 – funding**

- SJTU, IHEP, USTC, Shandong U., Northwestern Tech. University
- **Pixel detector prototype**
- Hadronic calorimeter prototype

Ministry of Science and Technology – MOST 1

- **Vertex detector**
 - Use 180 nm process
 - Carry out the pixel circuit simulation and optimization, in order to achieve a CPS design with a small pixel depletion type, and try to improve the ratio between signal and noise;
 - Focus on the small pixel unit design, reduce the power consumption and improve readout speed;
- **Parameters:**
 - spatial resolution to be better than 5 microns
 - integrated time to be 10–100 microseconds
 - power consumption of about 100 mW/cm².