Progress and Status of CMS Trigger Upgrade

Zhen-An LIU on behalf of CMS Team CLHCP Workshop 2018 Huazhong Normal Uni., Wuhan 2018年12月19-22 日

Outline

- Progress on Current Trigger System
- Requirement of P2 RPC Backend(BE) Electronics
- Status of R&D
 - First CMS Prototype for RPC BE
 - Further Development
 - New Trigger Requirement
 - Meeting DTH
 - iRPC solution case
- Summary

Progress on Current Trigger System





CMS China-Group had designed and Constructed the CPPF system in CMS L1 Trigger Phase I upgrade which started running since May 2017. In 2018 more works done on CPPF System

- Layer 1 1. On-call Service by China Group: Libo, Ahmad/Siying-Pengcheng/Jingzhou/Zhen-Layer 2 An close collabration home/broad
 - 2. CPPF Emulator + Unpacker Software Devlopment by Libo
 - 3. CPPF data validation by Libo
 - 4. CPPF board firmware IPBUS Builder by Pengcheng
 - 5. CPPF Test Manager Security software by Hanjun/Pengcheng
 - 6. CPPF DQM by Guangyi/Mingshui/Zhen-An

China Activities inn CMS Phase II Upgrade

中国组拟承担CMS phase II 升级任务



RE3/1 and RE4/1



RPC Upgrade Schedule/New DAQ Backend

New Link System/New RPC DAQ



Challenges in Phase II Upgrade

- Electronics/trigger/DAQ borders less clear
- More General purpose module design
- Less types of modules
 - 5 types in Phase I (uTCA)
 - Lesser in Phase II ?
 - ATCA Compliant
- General Purpose Backend Electronics?
 - Fast Control(TCDS/TTC/TTS)
 - DAQ of FEE
 - Layer1 trigger for primitives?

Requirement of P2 RPC Backend(BE)

- **Functionalities**
 - Fast Control
 - Interfacing to CMS DTH To get • TTC/TCDS(Backplane)
 - Providing TTC to FE ElectronicSystem for Upgrade Phase-II (GBT)



- Accepting DAQ from FE Electronics (GBT)
- Sending data to Central DAQ via CMS DTH (Panel)
- Slow Control
 - Interfacing to Slow Control (MCH/PC)
- Trigger Layer1 Processor for **Barrel and Endcap**
- ATCA compliant module



China Proposals(RPC/Muon Workshops)

and Status

- RE3.1/RE4.1 Design
- Progress on RE3.1/4.1
- General Purpose Backend Module Design
- RPC Backend Solution

RE3.1/4.1 Backend Electronics(TDAQ+TTC/SC)



Status of Firmware Development

- Demo/test system at TriggerLab/IHEP ready
 - GBT transmission and receiving done
 - FEE Code expected from Lyon friend in November, will confirm again.



Demo system with Data flow



GBT BANK Implementation in test board

- GBT-FPGA is implemented in CPPF step by step, firstly is the protocol layer(also known as GBT BANK) as shown following
 - The scrambler/descrambler, RS encoder/decoder, SerDes which are the main functions in GBT-FPGA are implemented in this level
- > This test is done in one CPPF board, one GTH channel at 4.8Gbps, in fiber(3m) loopback mode
- Customized 4bits(slow control)+80bits(user data)=84bits fake data to verify the functionality of the GBT BANK after migrated to CPPF
- > The test results show that GBT BANK performs well in CPPF
 - > Data captured in ILA shows the RX data is as the same sequence as the TX data, latency is not measured



Progress on R&D-First Prototype for RPC/CMS

- Complete Module
 - Carrier Board (new design for CMS, Full ATCA size)
 - To get TTC/TCDS via Backplane from DTH (~10Gbps)
 - Distributing TTC to AMCs (max 10Gbps)
 - Providing interconnection between AMCs (DAQ) (~ 10Gbps)
 - IPMC/MMC
 - AMC for Control/DAQ (present, double AMC)
 - GBT with FEE (4.8 Gbps) for iRPC
 - AMC for CPPF
 - RTM (backups)

General Purpose BE /ATCA Carrier Design

- FPGA: Ultrascale Kintex xcku060
- RAM: 16 GB DDR4 (8 chips)
- **MGTs:** 16.3 Gbps
 - 4 links to each AMC card (currently: 4 x600 Mbps LVDS)
 - 12 links to ATCA backplane
 - 1 link to RTM (10G Ethernet)
- GbE switch:
 - 4 xFPs/2CPPFs ,
 - 1 switch FPGA,
 - 1 uplink to ATCA Base Interface
 - 1 RTM RJ45
- 10 Gigabit Ethernet to RTM(SPF+)
- Configuration
- Programmable MGT clock
- CPLD as JTAG hub



Backplane chains test 10 Gbps OK

Backplane Communication

- 12 Backplane channel point-to-point connection between two blade,
- 10Gbps/ch for Backplane connector.
- 24 hours, No error on 12.5Gbps.
- Results: 10Gbps OK





Backplane MGT 10G 12channel



Backplane MGT 12.5G 12channel

AMC and RTM links tested 10Gbps OK



12 hours, No error on 10Gbps and 12.5Gbps.

											Seria	Serial I/O Links											
🔍 Name 🛛 IX	I RI	X	Status	Bits	Errors	BER	BERI Reset	IX Pattern	RX Pattern	IX Pre-C	Q 1	lame	IX	RX	Status	Bits	Errors	BER	BERI Reset	IX Pattern	RX Pattern	IX Pre-Cursor	
Mane IT Image outped Links (0) Image outped Links (0) Image outped Links (0) Image outped Links (0)	I RI I_XIY2/IX MG I_XIY3/IX MG I_XIY3/IX MG I_XIY3/IX MG I_XIY3/IX MG I_XIY3/IX MG I_XIY1/IX MG I_XIY11/IX MG I_XIY11/IX MG I_XIY11/IX MG I_XIY15/IX MG I_XIY15/IX MG I_XIY15/IX MG	X 5T_X1Y2/RX 5T_X1Y3/RX 5T_X1Y4/RX 5T_X1Y6/RX 5T_X1Y6/RX 5T_X1Y8/RX 5T_X1Y8/RX 5T_X1Y10/RX 5T_X1Y11/RX 5T_X1Y14/RX 5T_X1Y14/RX 5T_X1Y16/RX 5T_X1Y16/RX 5T_X1Y16/RX	Status 10.000 Gbps 10.002 Gbps 9.999 Gbps 10.002 Gbps 9.998 Gbps 10.002 Gbps 10.002 Gbps 10.000 Gbps 9.999 Gbps 10.000 Gbps 10.000 Gbps	Bits 6.54 6.54 6.54 6.54 6.54 6.54 6.54 6.54 6.54 6.54 6.54 6.54	Errors OE OE OE OE OE OE OE OE OE OE OE OE	BER 0 1.528E-15 0 1.528E-15	Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset Reset	II Pattern PRBS 7-bit PRBS 7	RI Pattern PRES 7-bit PRES 7-bit	TX Pre-C ▼ 0.00 dB ▼ 0.00 dB		<pre>imme</pre>	IX MGT_X1Y4/IX MGT_X1Y14/IX MGT_X1Y15/IX MGT_X1Y15/IX MGT_X1Y16/IX MGT_X1Y16/IX MGT_X1Y17/IX MGT_X1Y7/IX MGT_X1Y1/IX MGT_X1Y11/IX MGT_X1Y12/IX	HX MGT_X1Y4/RX MGT_X1Y14/RX MGT_X1Y15/RX MGT_X1Y16/RX MGT_X1Y16/RX MGT_X1Y6/RX MGT_X1Y6/RX MGT_X1Y6/RX MGT_X1Y10/RX MGT_X1Y10/RX MGT_X1Y10/RX MGT_X1Y12/RX	12.49 12.50 12.50 12.50 12.50 12.50 12.50 12.50 12.50 12.50 12.50 12.50 12.50 12.50 12.49 12.49 12.49 12.49 12.49	3. 974E14 3. 974E14	Errors OE0 OE0 OE0 OE0 OE0 OE0 OE0 OE0 OE0 OE0	2. 517E-15 2. 517E-15	EERI Reset	II Pattern PRBS 7-bit • PRBS 7-bit •	RK Pattern PRBS 7-bit • PRBS 7-bit •	IX Fre-Cursor Multiple 0.00 dB (00000) 0.00 dB (00000) 2.50 dB (00000)	

Characteristic of this module

- Similar Module designed for PANDA Project
 - DOI: <u>10.1109/RTC.2010.5750331</u>, arXiv:1806.09128v2
- Similar Module taking data at Belle II/PXD
 - <u>https://indico.mitp.uni-mainz.de/event/119/session/1/</u> contribution/58/material/slides/0.pdf
 - <u>https://indico.desy.de/indico/event/7866/session/3/</u> contribution/55/material/slides/0.pdf
- Modularity
 - Carrier Board will match with DTH for TTC
 - AMC board for Control/DAQ
 - AMC board for trigger Concentration/layer1 processing/Fan-out
- Inter-changeability
 - AMC board can work both as ATCA/daughter or in uTCA crate

Report given in TDAQ Review by Darin

13-Nov-18

Phase-2 Trigger Hardware R&D

R&D Status with RPC BE/Concentration

- * ATCA: 1 Carrier + 2 AMC Processor + 1 RTM
- AMC Processor
 - Data throughput
 - □ 3 MiniPoD, support 360Gb/s INPUT,
 - a 2 MiniPoD, support 240Gb/s OUTPUT
 - > XC7VX415T-2 (Virtex-7)
 - Core FPGA for data processing,
 - 48 channel GTH Transceivers,
 - Support up to 13.1 Gbps per channel.
 - > XC7K70T-2 (Kintex-7)
 - Control FPGA,
 - Configure and Control CPPF.
 - > AT32UC3A1512 (Atmel)
 - D MMC, Module Management Controller.
- Carrier
 - > Ultrascale Kintex xcku060
 - Designed for RPC backend
 - Communication with CMS DTH
 - Link speed 12-16.3Gbps





24

Report be given in TDAQ Review(2)

Trigger Concentration future plan IHEP

Common ATCA board development

- Carrier modification to match CMS DTH

 - □ Slow control
 - RPC DAQ
- > AMC processor for iRPC and RPC control
- AMC processor for concentration of RPC/CSC at least, better also iRPC and GEM inputs before Endcap tracker finding
 10 Gbps inputs
 - □ 26 Gbps output

Most recent Status(December 2018)

- First ATCA Prototype in CMS reported to the collaboration(RPC,Muon review,CMS week report)
- China Proposal was summaried in CMS Week
- RPC and Muon Group had common understanding for the responsibilities
 - RE3.1/RE4.1
 - RPC Backend





Fiber Arrangement decided

- Andres, Anton, Behzad, Ian, Zhen-An
- Experience from China play an important role



Further Development

- Joint test for Implementation of iRPC control and DAQ
- Standardized Carrier for CMS DTH
- Control/DAQ card improve for DTH
- Discuss/design for Endcap RPC Layer1 concentration with CSC, and/or more if possible
- Collaboration with DT/DTH colleagues for application

Summary

- Stronger responsibility in CPPF system running
- Phase II design going well
 - An RPC Backend Electronics Solution is accepted
 - A prototype for CMS is presented with similar application in PANDA and Belle II experiments
 - Characteristic of modularity of this ATCA board make it a multi-purpose module for iRPC Control, iRPC DAQ, iRPC trigger, RPC Backend, Trigger layer1 concentration/processing
- Future plan is described