



# Design of the LHCb Sci-Fi tracker read-out electronics and the QA system

#### 2018.12.19

Yuyue Gan<sup>1</sup>, Ming Zeng<sup>1</sup>, Guanghua Gong<sup>1</sup>, Zhenwei Yang<sup>1</sup>, Li Xu<sup>1</sup>, Yifei Jin<sup>1</sup>, Xinchao Fang<sup>1</sup>, Albert Comerma<sup>2</sup>, Xiaoxue Han<sup>2</sup>

<sup>1</sup>Department of Engineering Physics, Tsinghua University <sup>2</sup>Physikalisches Institut, Universität Heidelberg

#### Outline

#### Sci-Fi Tracker readout electronics

#### QA system for Frontend Boards

QA system for packaged ASICs

### Outline

#### Sci-Fi Tracker readout electronics

#### QA system for Frontend Boards

QA system for packaged ASICs

LHCb Upgrade

♦ Goal: increase statistics by more than  $\times$  10 ✓ Operate at 2 × 10<sup>33</sup> cm<sup>-2</sup>s<sup>-1</sup> → 50 fb<sup>-1</sup>

✓ Triggerless 40MHz readout

Scintillating Fibre (Sci-Fi) Tracker

- ✓ Fast, high efficiency (~99%)
- ✓ High granularity (250µm)
- ✓ High resolution (<100µm)
- ✓ Low mass (<1% X<sub>0</sub>/layer)
- ✓ Radiation hardness (up to 35kGy)



Schematic view of the current LHCb detector

### LHCb Upgrade

**\diamond**Goal: increase statistics by more than imes10

- ✓ Operate at  $2 \times 10^{33}$  cm<sup>-2</sup>s<sup>-1</sup> → 50 fb<sup>-1</sup>
- ✓ Triggerless 40MHz readout

Scintillating Fibre (Sci-Fi) Tracker

- ✓ Fast, high efficiency (~99%)
- ✓ High granularity (250µm)
- ✓ High resolution (<100µm)
- ✓ Low mass (<1%  $X_0$ /layer)

✓ Radiation hardness (up to 35kGy)



Schematic view of the current LHCb detector

### Sci-Fi readout electronics (FE)

mirror

readou

Tracker structure:

✓ 3 Tracking Stations

✓ 12 detector layers (X-U-V-X, 5°)

✓144 modules

Electronics design:

✓~340m<sup>2</sup> total active surface

✓ 524,000 SiPM channels

✓ 12,000 PACIFIC chips needed

✓ 2,500 Frontend Electronic Boards

#### LHCb China Group 2016~2018:

✓ Co-design Sci-Fi Frontend Electronic Boards

✓ Manufacturing all Frontend Boards in China, testing a part

✓ Sci-Fi Readout Electronics Quality Assurance System (For chips and boards)

✓ Readout Electronics for Detector Performance Evaluation (>20 setups in Sci-Fi group)

ith 8 ma







### PACIFIC5



# Frontend (PACIFIC Carrier) Board

- ✤ 4 × PACIFIC ASICs (196-pin BGA packaged)
- ◆ 4 × temperature measurement circuits (voltage divider circuits with NTC , 2 for SiPMs, 2 for the ASICs)
- ✤ 4 × SiPM bias voltage measurement circuits (voltage divider circuits)
- 1 × BoardID IC (DS2401 64-bit unique, factory-lasered silicon serial number, no permanent damage up to 140Gy)
   <u>
   http://radwg.web.cern.ch/RadWG/Pages/showExternal.aspx?GotoUrl=https://twiki.cern.ch/twiki/bin/viewauth/Main/TulliosPreferredPartList
   </u>
- ◆ 4 × SiPM flex cable connectors (Hirose DF12(3.0)-80DS-0.5V), SLVS differential outputs of 256-CH
- \*  $1 \times FMC$  connector (ASP-134602-01)





back view of the PACIFIC Carrier Board

### A question raised in old Carrier Boards

Different offsets of the sampling window across all data output, reduce the sampling window from 2.4ns to 1.4ns, tested by Daniel Berninghoff in Heidelberg

(https://indico.cern.ch/event/721309/contributions/3011775/attachments/1653078/2644967/ElectronicsStatus 0518 SciFiGM.pdf)



# Redesign of PACIFIC Carrier Board

- \*We decided to re-optimize the routing of the PACIFIC Carrier Board
  - $\checkmark$  for a higher production yield
  - ✓ more strict routing constraints, to gain larger size of the sampling window
    - > 4 pairs of PACIFIC Clock lines (CLKIN\_0~3) : routing length match < 1mm
    - > 4 SYNC lines (SYNC\_0~3): routing length match < 1mm
    - > 64 pairs of data lines (DATA\_0~3\_X) : routing length match <3mm.
    - > well separate the analog input signals and the output data lines, the CLOCK lines
    - From 8-layers to 14-layers
    - > Calculate impedance for Halogen Free (TU-862HF), and keep thickness 1.7mm



Re-optimized PACIFIC Carrier Board r4

✤The design has been completed.

✓ For the first 250 PACIFIC Carrier Boards, we have assembled first 10 PCBs, and checked with the Sci-Fi readout electronics (MB+CB) to make sure everything works fine after this optimization.

#### Redesign of PACIFIC Carrier Board













### Selection of the production companies

Company	ShenZhen SinoFast Electronics (PCB + Assembly)	ShenZhen Fastprint Circuit Tech (PCB + Assembly)									
PCB standard	IPC 600G class 3										
assembly standard	IPC-A-610E CLASS 2	IPC-A-610E CLASS 3									
delivery schedule	15 days (10 pcs ~ 2500 pcs)	20 days									
On-site QA facilities	<ul> <li>✓ AOI for each layer (PCB)</li> <li>✓ flying probe test: shorts and continuity (PCB)</li> <li>✓ 3D AOI (assembly)</li> <li>✓ X-Ray of BGA-packaged components (assembly)</li> <li>✓ values of all passive component (assembly)</li> <li>✓ thermal-cycling test (assembly, Fastprint)</li> </ul>										
PROs	$\checkmark$ same manufacturer for CMS GEM frontend boards	<ul> <li>Largest and first listed company of PCB manufacturer</li> <li>thermal-cycling test</li> </ul>									
CONs	<ul> <li>✓ IPC-A-610E CLASS 2 instead of CLASS 3</li> <li>✓ thermal-cycling test has to be done at Tsinghua</li> </ul>	✓ longer delivery time									

### Quality Assurance (QA)



#### Redesign of PACIFIC Carrier Board & Mass Production



#### 2018.09 - First 250 PACIFIC Carrier Boards finished

#### Check with Sci-Fi ROB cooling frame



First C-Frame of the Sci-Fi tracker (Sci-Fi milestone of 2018)

DESIGN OF THE LHCB SCI-FI TRACKER READ-OUT ELECTRONICS AND THE QA SYSTEM YUYUE GAN

#### BER test with Sci-Fi FE



#### Test with SiPM + Light Injection System



### Outline

#### Sci-Fi Tracker readout electronics

#### >QA system for Frontend Boards

QA system for packaged ASICs

#### QA functional test setup for Carrier Boards

- Custom designed test DAQ (PACIFICROB): [fully tested, 3 for Heidelberg (delivered), 3 for Barcelona, 3 for Valencia]
  - ✓ Altera Cyclone FPGA (clock generation, ASIC configuration, data process, sensor readout ...)
  - ✓ precise clock conditioner to fine tune the clock for each ASIC
  - ✓ LVDS-SLVS convertor
  - ✓ 8-channel, 12-bit ADC
  - ✓ USB interface to PC
- FMC connector intermedia board:
  - ✓ Simple pin-to-pin adapter PCBs
  - ✓ To avoid broken FMC connectors
- Charge injection board
- DC power supply
   Output 5V/3A at least
- Arbitrary waveform generator
- Linux PC





#### QA functional test setup for Carrier Boards

- Custom designed test DAQ (PACIFICROB): [fully tested, 3 for Heidelberg (delivered), 3 for Barcelona, 3 for Valencia]
  - ✓ Altera Cyclone FPGA (clock generation, ASIC configuration, data process, sensor readout ...)
  - ✓ precision clock conditioner to fine tune the clock for each ASIC
  - ✓ (LVDS-SLVS convertor)
  - ✓ 8-channel, 12-bit ADC
  - ✓ USB interface to PC
- FMC connector intermedia board:
   ✓ Simple pin-to-pin adapter PCBs
  - ✓ To avoid broken FMC connectors
- Charge injection board
- DC power supply
   Output 5V/3A at least
- Arbitrary waveform generator
- ✤Linux PC





#### PACIFICr5 carrier board QA test routine





#### First 250 PACIFIC Carrier Boards Tested



### Outline

#### Sci-Fi Tracker readout electronics

QA system for Frontend Boards

➢QA system for packaged ASICs

#### QA functional test setup for packaged chips

- Custom designed test DAQ (PACIFICROB): [fully tested, 4 for Heidelberg, 3 for Barcelona, 3 for Valencia]
  - ✓ Altera Cyclone FPGA (clock generation, ASIC configuration, data process, sensor readout ...)
  - ✓ precision clock conditioner to fine tune the clock for each ASIC Power adapter board
  - ✓(LVDS-SLVS convertor)
  - ✓ 8-channel, 12-bit ADC
  - ✓ USB interface to PC
- Socket Board:
  - ✓ 4 sockets to nip chips
  - Connected with FMC & controlling cable

#### DC power supply

✓ Output 5V/3A at least

Linux PC

Robot arm (Barcelona)





Mid connector



#### Main features of test results for one chip





test automatically uploading results to DB



finish all 1<sup>st</sup> batch 1420 PACIFIC5q test



final check the QA test routine

*LHCb* Production Interface



QA test running : 10 ASICs/run , ~100ASICs/hour

#### All results can be found in Sci-Fi Production DB

<ul> <li>Readout Box Productions</li> </ul>	Find by Ba	rcode			Search		nttps	5:77	SCITI.	bh۱	/SI.	uni-ľ	heidell	be	rg.c	de/d	b/prod/	H	lover prev
Readout Box Components																			
PACIFIC ASICs	Cs New PACIFIC ASIC (total: 1410 CSV, SCSV)																		
PACIFIC Boards		Showfilter																	
Readout Box Operations							Dimensions				Initial	Configured				Summary			
<ul> <li>Quaroses</li> <li>OuarosSystems</li> </ul>	Inventory			Arrived		Location	[mm x mm x mm]	Weight [kg]	<u>Composition</u>	Comment	current [mA]	current [mA]			VrefDCFB	report [.pdf]	Raw data [.root]	PACIFIC Boards	
SiPMs for Quaroses Adapter boards	EPA00009	Ы	PACIFIC5_Q- Adummy	2018-05-26	2018-06-07						0	0	I2C fails	0	0	-	rawData AsicQA testsystem8 ASICID PACIFIC5 Q- Adummyroot 2018-06-07 19:48:46 by Xiaoxue Han	٥	Modify
Spiroc FEs Power supply units USBboards Laser mezzanines Spiroc ASICs Upload Quaros fileses	<u>EPA00010</u>		PACIFIC5_Q- A2104	2018-05-26	5 2018-06-07						434.4	511.8	trimDAC fails	27	6	PACIFIC5 Q- A2104.pdf 2018-06-07 20:21:10 by Xiaoxue Han	rawData AsicQA testsystem8 ASICID PACIFICS Q- A2104.root 2018-06-07 19-48-50 by Xiaonue Han	Q	Modify
	<u>EPA00011</u>	PI	PACIFIC5_Q- A2105	2018-05-26	3 2018-06-07						411	511.8	Working	25	9	PACIFIC5 Q- A2105.pdf 2018-06-07 19:48:55 by Xiaoxue Han	rawData AsicQA testarstem8 ASICID PACIFICS Q- A2105.cod 2518.66.07 19 48.58 by Xiacoue Han	٥	Modify
	EPA00012	PI	PACIFIC5_Q- A2106	2018-05-26	3 2018-06-07						458.8	515	Working	29	9	PACIFIC5 Q- A2106.pdf 2018-06-07 19:49:02 by Xiaoxue Han	rawData AsicOA testavatem8 ASICID PACIFIC5 Q- A2106.toot 2016.06-07 19:46:05 by Xiaoxue Han	٥	Modify

Xiaoxue Han (Logout)

#### QA test for 1<sup>st</sup> batch of packaged PACIFIC5q



#### Summary



- LHCb China Group (2018) finished:
  - ✓ >1500 PACIFIC ASICs tested
  - ✓ Frontend Boards redesigned and verified
  - ✓ 250 Frontend Boards manufactured and tested in China
  - ✓ 6 Readout Electronic Quality Assurance System set up in Heidelberg, Barcelona and Valencia



#### \*2019 To Do:

 ALL 12,000 PACIFIC ASICs to test (with Barcelona group)
 ALL 2,500 Frontend Boards to manufacture in China [in progress] and to test (with Valencia group)

# Thanks for Your attention!