

Simulation and layout

Mei Zhao

2018-10-18

Simulation

- Wafers available: 4 inch, $>10\text{k}\Omega\text{cm}$ FZ, $5\text{k}\Omega\text{cm}$ FZ
- Foundry available

- Build model based on process
- Simulation:
 - I_V, Gain
 - p layer doping concentration: $3\text{e}16$, $5\text{e}16$
- Not get all the results, report next week

Layout

- Plan of the layout

Which structure should be included?

- Each line same structure
- 1.3mm or 1mm
- Single
 - 2×2 matrix
 - 5×5 matrix
- JTE width ($5\mu\text{m} \setminus 10\mu\text{m}$)
- Space between pstop and JTE

- PIN
- Test structure

