## Simulation and layout

Mei Zhao

2018-10-18

## Simulation

- Wafers available: 4 inch, >  $10k\Omega cm$  FZ,  $5k\Omega cm$  FZ
- Foundry available

- Build model based on process
- Simulation:
  - I\_V, Gain p layer doping concentration:3e16, 5e16
- Not get all the results, report next week

## Layout

Plan of the layout

## Which structure should be included?

- Each line same structure
- 1.3mm or 1mm
- Single
  - $2 \times 2$  matrix
  - $5 \times 5$  matrix
- JTE width( $5\mu m \setminus 10\mu m$ )
- Space between pstop and JTE
- PIN
- Test structure

