



部分可测试性方案设计:


13 Digital input Pads




16 Digital output Pads 5 Mhz




1 Analogue output Pads



Pixel matrix: 4x48 = 192 columns; 16x12 sub-matrix for test



200 Mhz CLK



BitStream <0:9>
62.5 Mhz

关键数据端口仿真结果：时钟输入需要LVDS receiver，数据输出可以直接用Digital pads

Transient

Thu Mar 28 02:42:11 2019 1

