


# Layout Tips


Ying ZHANG

2019-1-21



# Referenced documents

- **DR2 0018 SL.pdf, DR TS18 IS HR.pdf, Design Rules for TS18 Image Sensor Process.pdf**
  
- **WPD (Deep P-Well) must cover the whole CMOS Area, excluding:**
  - Deep N-Wells (WB)
    - A fixed distance of 1 [um] between WPD to any WB must be kept
  - Pixel ARRAY\_AREA (80dt72)
  - Pixel Array N-Well Guard Ring (77dt106)



# WB的用法

- 因为P-SUB 要接负电压 (-1 V~ -6 V)，阵列外的版图NMOS 管要放在深N阱（WB）中，为了将NMOS 管的衬底和P-SUB 隔绝，隔绝后NMOS 管的衬底可以和VSS 连接在一起接地






Figure 7-25: Cross Section of WB Region with the Electrical Connections

- 具体DRC rule 参见DR2 0018 SL.pdf（p122-p124）
  - 增加WB后，会产生寄生二极管，过LVS时需要在原理图上添加寄生二极管器件（ddwnpw18， ddwnps18）才能过 LVS




## WB的用法

- **WB/WN**外围一圈**VNN**（没有**P**型注入），为了消除**WB/WN**和**WPD/substract** 之间的寄生二极管，防止衬底负偏压影响各个阱电位，影响mos 管工作。**VNN** 外再加**WPD**和**P+ SUB** 接触；



# 外围电路中PMOS的画法

- PMOS也放在WB中
  - 适合数字电路
  - WNN和WPD可以在顶层版图中加



- PMOS放在另外的WN（N阱）中，需要被WPD覆盖。WN与NMOS的WB/WN有间距要求，WPD和VNN需要在每个block的版图中加