





# ADS Timing System

Yi Cheng  
Institute of Modern Physics






- ▶ **Introduction of ADS project**
- ▶ **Objectives of the timing system**
- ▶ **Scheme and operation status**
- ▶ **Improvement based on WR**
- ▶ **WR testing and progress**
- ▶ **The next work plan**




- ❑ One of the main scientific objectives of ADS is the disposal of nuclear waste.
- ❑ ADS consists of three parts: proton linear accelerator, liquid metal spall target, lead bismuth cooled the reactor
- ❑ Operation mode: CW mode and pulse mode



Prototype of the front part of the 25MeV proton linear accelerator

- Completed in 2016, with 25MeV pulse beam test
- Verify the technical scheme of CiADS low energy section
- do technical research for CiADS accelerator


**ECR + LEBT + RFQ + MEBT + CM1 + CM2 + CM3 + CM4 + HEBT**



- ❑ In the pulse operation mode, synchronization and trigger signals are provided for related devices



**EVG/EVR 1 chassis  
(input signal 162.5MHz)  
provided by IMP**




**EVG/EVR 2 chassis  
(input signal 325MHz)  
provided by IHEP**

**These devices include: microwave machines for ion sources 、  
LEBT chopper、 LLRF、 BPM、 Beam detection equipment**

## □ Realize chain protection function



Normal operation (high pulse width)



When fault signal coming and the pulse width automatically changes to low pulse width

Combined with the MPS system, the low duty ratio pulse beam in the accelerators can avoid the damage caused by beam bombardment to the key equipment distributed on the beam line due to the low energy





# Technical indicators of ADS Timing System



**Demand target:**

<b>project</b>	<b>parameter</b>
<b>Trigger period</b>	$1\mu\text{s}\sim 10\text{s}$
<b>Delay range</b>	$0\sim 10\text{ms}$
<b>Delay accuracy (step)</b>	$\leq 0.25\text{ns}$
<b>The pulse width</b>	$0\sim 10\text{ms}$
<b>Pulse width precision</b>	$\leq 6\text{ns}$
<b>Level standard</b>	3.3V LVTTTL、5V TTL
<b>Total number of triggers</b>	$\geq 33$
<b>jitter</b>	$\leq 50\text{ps}$ (RMS)
<b>Rising edge of delay signal</b>	$\leq 3\text{ns}$










Function structure diagram of 25MeV timing system



## Alignment scheme



picture of real products







**EVG board card**



**EVR board card**

ADS\_EVE3 H ADS\_EVE4 H CM4LRF EVG1EVO ADS\_EVE1 CM4B

	Delay (us)	Width (us)		
HWRL_TRIG:HWL_OB1	0	1		
HWRL_TRIG:HWL_OB3	0	1		
LIPS_TRIG:MWS	0	1	RX	NORMAL
HWRL_TRIG:RFQ1	8999	10	SYNC	NORMAL
HWRL_TRIG:RFQ2	9095	100	INH	NORMAL
OTP0	0	1		
OTP1	0	1		
OTP2	0	1		
OTP3	0	1		
OTP4	0	1		
OTP5	0	1		
OTP6	0	1		
OTP7	0	1		
OTP8	0	1		
OTP9	0	1		
OTPA	0	1		
OTPB	0	1		
OTPC	0	1		
OTPD	0	1		
OTPE	0	1		

CHECK


**Working interface (part 1)**

ADS\_EVE3 ADS\_EVE4 H CM4LRF EVG1EVO ADS\_EVE1 CM4B

	Delay (us)	Width (us)		
BPM1	0	899		
BPM2	9002	100		
BPM3	9002	100	RX	NORMAL
BPM4	9002	500		
BPM5	9002	500	SYNC	NORMAL
BPM6	9002	477		
ACCT	9002	100	INH	NORMAL
OTP0	9002	100		
OTP1	9002	100		
OTPA	0	1		
OTPB	0	1		
OTPC	0	1		
OTPD	0	1		
OTPE	0	1		


CHECK

**Working interface (part 2)**







- ◆ **The historical data associated with MPS requires a high precision us-ns timestamp, but the timing system has not yet implemented this function**
- ◆ **Field applications do not implement the event pattern**
- ◆ **ADS Timing system only has SMA connectors, no 10M low-speed optical fiber interface, temporarily implemented by external conversion board card**
- **Etc...**





- **Objective:** WR is used to realize integration of three networks, including timing network for synchronization and triggering, MPS fast protection control network and unified timing network with high precision timestamp.
- **Method:** now we want to replace EVG/EVR with WR for pulse distribution, and combine WR with MPS based on the MicroTCA platform for CiADS timing system . When the fault signal arrives, WR can mark the time of the fault signal accurately and inform the upper interface to facilitate online and offline fault query.






Distribution architecture diagram of WR


For more information,  
please visit: <https://ohwr.org>

- WR network uses IEEE 802.3 standard gigabit Ethernet protocol, WR synchronization network consists of **three main parts: clock reference source, WR switch and WR nodes.**
- In WR network, clock synchronization includes two parts: one is **clock frequency synchronization** ; The second is **absolute timestamp synchronization.**



## Planned technical indicators and parameters:

<b>distance</b>	<b>&lt; 10 km</b>
<b>nodes</b>	<b>&lt; 2000</b>
<b>jitter</b>	<b>&lt; 100ps</b>
<b>synchronization precision</b>	<b>&lt; 1ns</b>
<b>Data bandwidth</b>	<b>1Gbps</b>
<b>Ease of deployment</b>	<b>easy</b>
<b>Price (deployment distance and quantity)</b>	<b>low</b>




The structure diagram of timing system based on WR



# Hardware and software requirements



<b>hardware</b>	<b>WR switch</b> <b>WR nodes based on MicroTCA</b>
<b>FPGA</b>	<b>FPGA Xilinx XC6SLX45T...(sparten-6)</b> <b>Kintex-5</b> <b>Zynq 7000</b> <b>Etc.</b>
<b>software</b>	<b>Verilog、C</b> <b>EPICS framework</b>
<b>EPICS</b>	<b>EPICS IOC server provided by default</b>









Physical object of WR switch



Physical object of WR node




WR test preparation




WR login on Windows






WR switch login interface




WR node synchronize with WRS



Synchronous clock signal test




PPS signal test







Switch board card  
for electrical signal  
and switch signal



Photoelectric signal  
conversion card




FPGA PCB layout




the related Verilog simulation , according to  
the field work requirements

- The implementation methods of PTP precise time protocol, phase tracking, dual digital mixing phase discrimination and clock data recovery
- Based on Micro TCA bus standard, WR node hardware that meets the requirements of CiADS field equipment will be designed and completed
- Summarize the technical experience and prepare for the pre-research of CiADS timing system design.



**CiADS large scientific engineering installation diagram**







# Thank you for listening!

