

# MicroTCA Communication Links, Clocks, Triggers & Interlocks



Kay Rehlich, DESY MicroTCA Technology Lab



# Motivation

VME is 38 years old!!!


FLASH  
first FEL



- Redundant fans & power supplies
- Internal clock & trigger distribution
- Modular: reusable components
- Complete remote management
- Modern high-speed data transfer
- Highest signal quality
- I/O cables from rear side






# Motivation: Software Architecture



# Motivation


## Why did we select MicroTCA for XFEL

- Modularity !!!
- Standard hardware & software interfaces
- Documentation
- Loose coupling of components
- Implement functions on the right component (architecture)
  - Do complex stuff on a standard CPU: faster development
  - Allow software to crash without disturbing accelerator operation
- Simplified maintenance and good diagnostics of all components
- Remote management is a MUST for large facilities
- Redundancy of key components
- Integrated and standardised clock, trigger, interlock distribution
- Modern communication links (high-speed and low noise)





# MicroTCA.4: A Modular Crate System






# MicroTCA Crate Backplane Communication


Common modules

Application modules







# MTCA Specifications



MicroTCA.0




MicroTCA.4



MicroTCA.4.1


# MicroTCA Generations: **MTCA.0** MTCA.4 MTCA.4.1

Front Side






# MicroTCA Generations: MTCA.0 **MTCA.4** MTCA.4.1






# MicroTCA Generations: MTCA.0 MTCA.4 **MTCA.4.1**






# Basic MTCA.0






# MTCA.0 with Redundancy




# MTCA.4: MLVDS Bus



8 MLVDS lines:  
 • FPGA-2-FPGA  
 • Triggers  
 • Clocks  
 • Interlocks  
 • ...



# Port 17 ... 20 Used as Wired-OR for Interlocks



**M-LVDS** Type-2 receivers (SN65MLVD082) implement a **failsafe** by using an offset threshold. In addition, the driver rise and fall times are between 1 and 2.0 ns to provide operation at **250 Mbps** while also accommodating stubs on the bus.

Outputs are **slow rate controlled** to reduce EMI and crosstalk effects associated with large current surges.





Figure 2-3. LVDS and M-LVDS Differential Input Voltage Thresholds


# Introduction - Clocks & Triggers




- Define the source and destination of bunches (XFEL: 27000 / sec.)
- Trigger and clocks for diagnostics and actuators depending on location



# Introduction - Data Tags for Software




# Trigger and Bunch Pattern Distribution






# Usage of the MLVDS Lines: Timing Example



# One Trigger/Clock/Data Channel Configuration out of 23



**Trigger Channel LASER1 / BACK.TRG2**

Channel description: Pulse CTRL Macropulse trigger

Input Source Select: Trigger del. or imm.

2. Source Select: Backplane Ch 1

Output Source Select: Width output

FPGA clock 1 4.51 MHz  
 FPGA clock 2 4.51 MHz  
 FPGA clock 3 1.00 MHz  
 Bunch pattern 1..6  
 Front RJ45-4 input

Backplane Ch. 1...8  
 RTM Ch. 1...9  
 Front Ch. 1...6  
 Front RJ45-4 input

Fast Data/Clock  
 UART 115kbaud  
 Global Sync

Trigger No.: 115  
 Delay: 100000 \* 9.23 ns = 923.077µs  
 Width: 2000 (x+1)\* 9.23 ns = 18.471µs  
 Fine Delay: 0 \* 923ps = 0 s

Invert  
 Inhibit enable

Ch. out intern to "2. source"

**Select source:**

- Single delayed & width
- Combination w/ 2nd Ch.: AND, OR, FlipFlop
- Serial data

**Output can be:**

- Inverted
- Inhibited
- Fine Delay: .92 ns steps

**Selection of:**

- Trigger # (0 ... 255)
- Bunch Pattern
- Clock from FPGA
- Front Input

**Delay and Width:**


- up to 150ms
- in 9.23ns steps

**Combination w/ second channel:**

- Gates (start
- Bursts of clocks
- Combine with 2nd channel






# MTC.A.4 with Point-2-Point Links



4 bi-directional LVDS lines:  
FPGA-2-FPGA communication

# Point-2-Point Topologies




**Other topologies are possible by modifying the backplane**





# Low Jitter Clock Distribution: Bi-directional LVDS







# Low Jitter Clock Distribution: Bi-directional LVDS

The screenshot displays the SlaveTiming.xml configuration tool for XFE...DIAG/TIMER/DI3011. Key sections include:

- CPU Interface:** Macro Pulse Number: 910448453, CPU Interrupts: Enable, Delay: 400000, Rate: 99.9 ms.
- Dividers:** Delay and Divider settings for 1.3 GHz, with values 0, 24, 12, and 6.
- Front Triggers:** Configuration for VCC 5V out Enable and various triggers (FRONT.TRG0-3) with specific delay and rate settings.
- Backplane Clocks & Triggers:** Configuration for BACK.TRG1-8, including D-Clock 108MHz, Data 108MHz, and various trigger delays.
- RTM Triggers:** Configuration for RTM.TRG1-7, including VCC 5V out Enable and various trigger delays.
- Central Components:** CrossPointSwitch, PLL, FPGA MUX, and Oscillator Controls.




# MicroTCA Generations: MTCA.0 MTCA.4 **MTCA.4.1**





# MicroTCA.4.1 Rear Power Module




## **RPM:** Rear Power Module

Provides:


- 3.3 V management power to eRTM
- 12 V to eRTM
- Positive variable Voltage to RTM
- Negative variable Voltage to RTM

Managed by MCH via MCH-RTM

# MicroTCA.4.1 Rear Power Module: Variable Voltage




*Example*





# MicroTCA.4.1 MCH Rear Transition Module




## **MCH-RTM:** MCH Rear Transition Module

- Zone 3 plug is defined in MTCA.4.1
- The MCH is the manager, the RTM links the  $\mu$ RTM Backplane to the MCH
- Low power eRTMs can be powered from the MCH

# MicroTCA.4.1 MCH Rear Transition Module

- Up to **16 additional PCIe** lanes (fat-pipes) for e.g. a CPU on MCH-RTM
- Management of a second  $\mu$ RTM backplane







# MicroTCA.4.1 MCH-RTM: 3 \* 2 Fat-Pipes


Supported Protocols:

- PCI Express
- PCI Express Advanced Switching
- Ethernet 1000Base-X
- Serial RapidIO
- Serial Peripheral Interface
- Universal Asynchronous Receiver-Transmitter
- Universal Synchronous Receiver-Transmitter
- Ethernet 100Base-T






# MicroTCA.4.1 Extended Rear Transition Module



# Example $\mu$ RTM Backplane



## 1 or 2 RPM:

Power to:

- eRTM
- $\mu$ RTM
- MCH-RTM

## eRTM 13 or 2nd MCH-RTM:

Power from RPM

## eRTM 15:


Power from MCH-RTM or RPM  
Example: RF and Clock distribution

## eRTM 14:

Power from RPM



# Position of the $\mu$ RTM Backplane




- The distance of the plugs on both backplanes are fixed
  - Independent of the backplane thickness




# MTCA.4 Backplane



Front Side




Rear Side



# PCIe Topology




# Architecture : PCIe with Hot-Swap





# Architecture : PCIe with Hot-Swap




PICMG Hot-Swap Design Guide:


<https://www.picmg.org/openstandards/microtca/mtca-4-pci-express-hot-plug-design-guide/>

Driver etc.:

<https://github.com/MicroTCA>



# MicroTCA.4 Communication Links



+ IPMI Management Links