Status of Digital Pixel

Tianya Wu CEPC MOST2 Chips Meeting <u>twu@ifae.es</u> 18-02-2019







CENTRAL CHINA NORMAL UNIVERSITY





- Boosting speed AERD block
- Simulation results of the new method
- Simulation results of the other schemes
- Outlook





Boosting speed AERD block



3



Simulation of boosting speed AERD



4



Simulation of normal AERD



5

The address encoder will work at rising edge . And the worst case will increase the delay from the long metal line.





Simulation of FE-I3



6

The address encoder will work at rising edge . And the worst case will increase the delay from the long metal line.





Conclusion and OUTLOOK

Conclusion:

- The boosting speed scheme read data half a cycle in advance, at the falling edge.
- It will cost more logic gates.
- Insert buffer at the end of the column, it seems there is no high Z condition.

Next tasks to do:

- Decide the final digital pixel circuits.
- Simulate the full column and submit it.





Thanks for your attention.

8

